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Chapter 1  
Introduction 
1.1 The trend of supplied power of a converter for LSI chip 
Supplied power and its density of a converter is increased with increasing a power 
consumption of an LSI chip. Fig.1-1 shows the maximum power consumption of INTEL CPUs 
from 1976 to 2016 as an example [1]-[25]. The datum from 1976 to 2008 is collected and 
presented by T. Lopez et.al [1]. And the datum from 2010 to 2016 is collected from INTEL 
official website [25]. All points of power consumption in the graph are the maximum of power 
consumption of INTEL CPUs in particular year. The supply voltage values from 2010 to 2016 
 
Figure 1-1 The trend of average power consumption, voltage supply and current supply of 
CPU Intel microprocessor from 1976-2016. (Original source from ref. [1]-[25]) 
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are plotted at the minimum value of the operation of CPU. The current supply datum are 
calculated from the power consumption and the supply voltage. The trend of power 
consumption reach to 50W in 1995, reach to 100 W in 2008 and have not more changed until 
recent (slightly saturated). Whereas the trend of current consumption is increasing because of 
the supplied voltage is decreasing due to the minimization of the feature size of the transistor. 
In recent, the output requirement of power converter is reached to approximately 250 A at 
supplied voltage at 0.55V in the worst case. In current consumption of CPUs tends to be 
increase in the future because the effort of the reduction the supplied voltage (the minimising 
the feature size of transistor). Consequently, the trend of power converter with a low-voltage 
and a high current will be continued in the future.  
 In order to satisfy the demand, the DC-DC power converter requires to supply high 
current to a load such as a CPU. The switching device made from a metal-oxide-semiconductor 
field-effect-transistor (MOSFET) is one of the important parts of a DC-DC converter system. 
When high current pass through the switching MOSFET, the energy loss will be occurred. The 
energy loss is increased by increasing operating-temperature of the switch that leads to reduce 
the efficiency of the converter. Therefore, the reduction of the operating-temperature of the 
switch will be yield higher efficiency of the converter. 
In the DC-DC converter system, a high frequency switching of MOSFET is required, 
because a high-frequency switching make a lower ripple output signal than that of a low-
frequency switching. Furthermore, the high frequency switching operation lead to the reduction 
of converter size because of the capacitor size can be decreased. A silicon-on-insulator (SOI) 
switching device is appropriate for the high-frequency switching device, because it can operate 
in high-frequency due to a small parasitic capacitance compared with bulk silicon device. 
However, an SOI MOSFET switching device is easily heated up by the current flow compared 
with a bulk Si device, because the silicon body, in which current flows, surround by a low 
thermal conductive material SiO2. When the temperature of the switching device is increased, 
an energy loss is increased in operation. That phenomena leads to the decreasing the conversion 
3 
 
efficiency of the converter. In order to overcome this issue, an operating-temperature of the 
switching-MOSFET should be decreased. 
 
1.2 Issues in switching-MOSFET when the temperature is increased 
1.2.1 When switch is in “ON-State” 
 In switching-MOSFET, the operating-temperature of the switch affects to the 
efficiency of the converter system as explained in previous section. In this section, the current 
pass through the device during “ON-state” and “OFF-state” of the switch will be explained in 
detail. 
 Figure 1-2 shows the “On-State” of an n-channel switching MOSFET, in which the 
drain current pass through the channel as shown in this illustration. The drain current of the 
MOSFET is expressed by the equation 1-1 (ref.[26]);  
   
3 2 3 222
2 2 2
2 3
/ /s AD
D n ox G B D D B B
ox
qNVW
I C V V V
L C

   
                
   (1-1) 
DI n oxCWhere  is a drain current,  is an electron mobility in MOS channel, is a gate oxide 
W L GV DVcapacitance,  and  denote channel width and length respectively, , and  denote gate- 
s qvoltage and drain voltage respectively,  is a permittivity of silicon,  is elementary charge 
AN B(1.6×10
-19 C), is the acceptor impurity and is difference between fermi level and intrinsic 
fermi level shown in Fig.1-3. We set the threshold-voltage as  
 
 
 
2 2
2
s A B
T B
ox
qN
V
C
 
   (1-2) 
and assume that the converter switching is operated at the linear region of MOSFET operation. 
We can rewrite the Eq. 1-1 as follows; 
  D n ox G T D
W
I C V V V
L
    (1-3) 
In the equation (1-3) , 
n
 and 
TV
 are a function of the temperature of T. 
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Figure 1-2 A switching MOSFET at “On-state”. 
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Figure 1-3 Energy band diagram of the silicon.  
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Before analysis eq. (1-3), we assume the temperature and the dopant concentration in 
the range 300-500 K and 1015–1018 cm-3, respectively. These assumption is reasonable, because 
the converter is normally used in the temperature range and the dopant concentration under the 
gate is also used in this range. 
Under this condition, n(T) decrease with increasing the temperature due to the lattice 
scattering, which is expressed by (ref.[26]) 
 3 2/n T
 . (1-4) 
TV B From Eq.1-2, the threshold-voltage  depends on the temperature because  is a 
Bfunction of temperature. From Fig. 1-5,  is defined as 
 B i FE E     (1-5) 
Where Ei and EF shows the intrinsic fermi level and the fermi level of the silicon, respectively. 
This value can be expressed by (ref.[27]) 
 
 
 
lnB i f
i
p TkT
E E
q n T

 
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 
 (1-6) 
Where k, p(T), and ni(T) denote Boltzmann’s constant, the hole concentration at the valence 
band and intrinsic carrier concentration of silicon, respectively. In this equation  p T and 
 in T  are the function of the temperature. These values are expressed by (ref.[27])  
     2 21 4
2
A A ip T N N n T    (1-7) 
      
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n T N T N T exp
kT
 
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 (1-8) 
Where  cN T ,  vN T , and  gE T  denote the effective density of states in the conduction band, 
the effective density of states in the valence band, and the energy gap of silicon, respectively.  
 cN T and  vN T  are expressed by (ref.[26]) 
  
3 2
2
2
12
/
*
n
c
m kT
N T
h
 
  
 
 (1-9) 
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Where *nm , 
*
pm  , and h are the effective mass of electron, the effective mass of hole, and Plank 
constant. At temperature of 300 K, cN  and vN  values of silicon are 2.86x1019 cm-3 and 
2.66x1019 cm-3, respectively. (ref.[26])  Therefore, equations 1-9 and 1-10 can be written as 
follows; 
   15 3 25 504 10 /cN T . T   (1-11) 
    15 3 25 1192 10 /vN T . T   (1-12) 
 gE TOn the other hand, the energy gap  has been experimentally determined by Y.P. 
Varshni (ref.[28]). The relation of energy gap and temperature is expressed by 
    
2
0g
T
E T E
T


 

  (1-13) 
Where E (0) is a band gap at 0 K,  and  are the coefficient. In the case of Si, E (0) = 1.166 
eV,  = 4.73×10-4 eV/K and  = 636 K. Therefore, equation 1-13 is expressed by 
  
 
4 24 27 10
1 166
636
g
. T
E T .
T

 

  (1-14) 
From Eqs. 1-2, 1-3, 1-4, 1-6, 1-7, 1-8, 1-9, 1-10, 1-11, 1-12, we can calculate the 
temperature dependence of the drain current. In this calculation, we assume the thickness of the 
oxCgate-oxide equal to 5 nm that leads to the gate-capacitance is 6.90×10
-7 F/cm2.  
Figures 1-4 (a) and 1-4 (b) show the calculation results of the temperature dependence 
of the drain current for NA=1015 cm-3 and NA=1018 cm-3, respectively. In this figure, the drain 
current is plotted at normalized value at room temperature (300 K) with a parameter of the 
difference between gate-voltage and threshold-voltage at room temperature VG–VT(300 K). 
From the results, VG–VT(300 K) > 0.4 V for NA=1015 cm-3 and VG–VT(300 K)  0.3 V for NA=1018 
cm-3 show the decreasing of drain current when temperature is increased. In spite of the 
difference of VG–VT(300 K) < 0.3 V shows high drain current when temperature rise-up. In the 
general device in the converter, VG–VT(300 K) is used a larger value in operation to make sure 
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the “On-state” of the switching. Therefore, the drain current will be decreased when 
temperature is increased. 
 
(a) The drain current ratio versus temperature at N = 1015 cm-3. 
 
(b) The drain current ratio versus temperature at N = 1018 cm-3. 
Figure 1-4 The relation of drain current ratio and operating-temperature when the device is 
doped with impurity concentration 1015 cm-3 and 1018 cm-3 as shown in (a) and (b) 
respectively. 
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 Figure 1-5 shows the relation between impurity concentration versus the difference 
between the gate-voltage and the threshold-voltage. The line the graph shows the boundary 
between the increasing and the decreasing of the drain current at 500 K (ID(500K)) compared 
with the drain current at 300 K (ID(300K)). From the results, it can be conclude that using 
impurity concentration 1015-1018 cm-3, the drain current will be obviously decreased when VG–
VT(300 K) > 0.42.  
 We can discuss about p-channel MOSFET by changing n and NA to p and ND, 
respectively. Where p and ND values denote the hole mobility and the donor density of silicon, 
respectively. 
 
 
 
Figure 1-5 A zone of decrease and increase of drain current when the device is doped with 
impurity concentration between 1015-1018 cm-3 that depends on the difference 
between gate-voltage and threshold-voltage (VG-VT). 
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There are some reports on the study of p-channel and n-channel SOI power MOSFET 
used in high temperature [28, 29]. Figure 1-6 shows the experimental results of the temperature 
dependence on-resistance. From the experiment in Fig. 1-6 (a), the on-resistance at 573K 
(300°C) higher than at room temperature ~40%. Whereas the n-MOSFET in Fig. 1-6 (b), at 523 
 
(a) On-resistance versus temperature of SOI power p-MOSFET. (Ref. [29]) 
 
 
(b) On-resistance versus temperature of SOI power n-MOSFET. (ref. [30]) 
 
 
Figure 1-6 The relationship between on-resistance and operating-temperature of SOI power 
MOSFET both p-type (a) and n-type (b). 
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K (250°C), the on-resistance is higher than at room temperature ~180%. These two experiments 
also show the decreasing the drain current at high operating temperature on SOI device. (300°C) 
higher than at room temperature ~40%. Whereas the n-MOSFET in Fig. 1-6 (b), at 523 K 
1.2.2 When switch is in “Off-State” 
 Figure 1-7 shows the current flow at “Off-state” of SOI-MOSFET. There are two 
leakage current, which are the subthreshold current Id and the reverse biased leakage current 
Ileak. These leakage current consume the energy during “Off-state”. As the results, the converter 
efficiency is decreased. 
 The subthreshold current Id is expressed by (ref.[26]) 
 Td
qV
I exp
kT
 
  
 
  (1-15) 
 
Figure 1-7 A switching MOSFET in the “Off-state”. 
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We assume the gate-voltage at the off-state is VG=0 V in this equation. From the discussion of 
Sec. 1.2.1, the threshold-voltage VT shown in Eq. 1-2 is decrease with increasing the 
temperature due to the decrease both the band gap Eg and the Fermi level EF with increasing 
temperature. (ref.[26]) The value of qVT/kT in Eq. 1-15 is decreased when the temperature is 
rised. As a results, the subthreshold current Id is increase with increasing temperature. 
 On the other hand, the reverse biased pn-junction leakage current Ileak can be expressed 
by  
 
1 1p n
leak i
d p a n
D D
I qn
N L N L
 
   
 
  (1-16) 
Where Nd and Na denote donor and acceptor atomic density, Lp and Ln denote diffusion length 
for hole and electron, Dp and Dn denote diffusion coefficient for hole and electron. We can 
rewrite this equation from these relations;  
 
kT
D
q
  (1-17) 
 L D  (1-18) 
 
*
q
m
   (1-19) 
Where D is diffusivity,  *m  is mobility, L is diffusion length,  is effective mass and  is mean 
free time. 
For p-type 
 
p*
p p p p
*
p p p pp p
kT q
qD D D m kT
L mD

 
 
 
 
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 (1-20) 
The solution of n-type is same as shown; 
 
n*
nn n n
*
n n n nn n
kT q
q mD D D kT
L mD

 
 
 
 
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 (1-21) 
In the final solution, we can write the current density of reverse bias current as below; 
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1 1
leak i * *
D Ap n
kT kT
I qn
N Nm m
 
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 
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 (1-22) 
 The above equation shows the current density of reversed bias leakage current is 
becoming high when temperature is high. This also leads to the energy loss of the converter. 
Consequently, the reduction of operating-temperature can reduce the energy loss both “On-
State” and “Off-State” of the switching device. 
 
1.3 How to reduce the operating-temperature 
 There have been efforts to reduce operating-temperature of electronic system more than 
a decade because of the power consumption of new ICs increase with scaling down. The method 
of reduction the operating temperature of the IC have been reported more than a decade. Several 
techniques are listed as follows: 
(1) Heat sink with air cooling: The hot air near the surface of the device is removed by 
natural convection [31]-[32] or force convection when use electric fan. This method can limit 
the device temperature increase over the range of heat dissipation. The disadvantages of this 
method is, the device to be cooled will always be at high temperature more than ambient [33]. 
Hence, if ambient temperature is rarely high more than typically temperature, the efficiency is 
not good.  
(2) Liquid cooling: From the limitation of air cooling system, water-cooled system was 
reported by M. Hiraki et al. [34]. This method showed the efficiency ~80%. Unfortunately, this 
method requires the coolant distribution unit for supply and control flow of water. Hence, this 
method does not suit in case of the size of converter system is small. 
(3) Thermal interface material (TIMs): This method is used for reducing the resistance 
of thermal contact between heat-sink and heat-spreader and heat-spreader and ICs. There was 
reported in 2008 that the highest thermal conductivity of TIMs is 750 W/mK [35]. 
(4) Thermoelectric cooler (TEC) : This method is complex structure and need electrical 
connection. Hence, it is appropriate with high heat flux. In 2001-2007, there was report the 
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ability of TEC that it can reduce the system temperature ~2-3°C per 100 W/cm2 [36]-[39]. That 
is a reason why high heat flux is suit for this method. 
The above cooling systems are cooling system outside the ICs. Those method still far 
away from the heat source (active region) that the operating-temperature or junction 
temperature of the device is still high temperature. It is better in the case of reduced temperature 
at the active-region directly.  
 
 
(a) 
 
 
(b) 
Figure 1-8  One of the solutions for reducing IC temperature by changing 
conventional insular SiO2 (a) to NCD (c). 
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Our method is replace the insulating material of SiO2, which covered the active-region 
and use as a buried layer of SOI MOSFET, by a low thermal conductive material as shown in 
Fig. 1-8. By surrounding an active area using the low thermal conductive material, the 
temperature of active area is decrease due to the high heat dissipation ability.  
The thermal conductivity and thermal diffusivity at room temperature of insulating 
materials and related electronic materials are collected in Fig. 1-9 [40] – [46]. Diamond material 
is very attractive among these insulator, because it has not only a high thermal conductivity but 
also a relatively low permittivity compared with SiO2. The relative permittivity of diamond is 
approximately 5.7 that value is slightly larger than the value of SiO2 3.8. 
 
 
Figure 1-9 Thermal conductivity and diffusivity of several insulating materials. A single 
crystal silicon value is also plotted as a reference. 
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In Fig. 1-9, all three types of diamond material, single-crystalline diamond (SCD), 
polycrystalline diamond (PCD) and nano-crystalline diamond (NCD), is shown. Although SCD 
has the highest thermal conductivity, its deposition temperature of more than 700°C [47] cannot 
be applied to the BEOL process. Furthermore, the grain size of SCD and PCD is larger than 
100 nm [48] – [50], which is not suitable for making thin films. In contrast, NCD film can be 
deposited at temperatures below 400°C [51] – [54]. The grain size of NCD is less than 100 nm 
[54] – [55], which makes it possible to make a thin film with low surface roughness. Thus, 
NCD is a possible candidate for replacing SiO2 in the insulating layer.  
 
1.4 Purpose of the study 
 In this thesis, to reduce the operating-temperature by NCD film is a main objective. 
The research purpose are;  
1) To prove the potential of NCD in heat dissipation when using as an insulating film, 
2) To fabricate a silicon-on-diamond (SOD) structure by using the fusion bonding 
technique with low temperature. 
For the content in this thesis, it is classified into 5 chapters, which consists of the 
introduction, the experimentations, conclusion and further study.  
 Chapter 2 shows the potential of NCD film on reducing operating-temperature 
compared with conventional type SiO2 film. The NCD film is deposited as a pre-metal dielectric 
(PMD) layer. The method of measuring temperature using Si as a heat-source and a 
thermometer at the same time is explained in this chapter. 
 Chapter 3 explains the study of a low-temperature bonding mechanism between SiO2 
layers for fabrication of the SOD structure. This chapter focuses on the influence of surface 
roughness of SiO2 and the influence of plasma activation to bond strength. The results of this 
study show the limitation of surface roughness of SiO2/SiO2 bonding is less than 1 nm and O2 
plasma activation yield highest active-surface compares with N2 and Ar plasma activation 
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without increasing the surface roughness during the activation. The results of this study used in 
SOD fabrication in chapter 4. 
 Chapter 4 exhibits SOD structure fabrication by a low temperature fusion bonding 
technique. In this fabrication, SiO2 was used as a bonding interface layer, because the direct 
bonding between NCD and Si cannot realize because NCD cannot activate its surface and it has 
approximately 14 nm (root-mean square value) roughness. The intermediate SiO2 layer act not 
only supply the active surface but also supply a flat surface after a chemical mechanical 
polishing to realize the low-temperature bonding. Using this bonding technique an SOD 
structure was realized with seamless.  
 Chapter 5 is the last chapter, which conclude the result of using NCD in the application 
of reduction operating-temperature. In addition, a further study about the SOD fabrication 
required in the future is also explained.  
  
17 
 
References 
[1] T. Lopez, R. Elferich and E. Alarcon, “Introduction” in Voltage Regulators for Next 
Generation Microprocessors, 1 ed. Springer, 2011, pp. 2-3. 
[2] International Technology Roadmap for Semiconductors (2008) update, overview, 
http://public.itrs.net/reports.html 
[3] Ed Stanford (2004) Power technology roadmap for microprocessor voltage regulators, 
Intel® presentation at the Applied Power Electronics Conference, February 
[4] Chickamenahalli S (2008) Power electronics research efforts at Intel. Special 
presentation at the Applied Power Electronics Conference and Exposition, February 
[5] Kursun V, Friedman E (2008) Multi-voltage CMOS circuit design, Wiley, New York 
[6] Intel® 4004 single chip 4-bit p-channel microprocessor. 
http://www.applelogic.org/AL/4004Data.pdf, www.4004.com 
[7] Intel® (1972) 8008 8-bit parallel central processor unit. users manual, November 
[8] Intel® (1986) 8080A/8080A-1/8080A-2 8-bit n-channel microprocessor, datasheet, 
November, order number: 231453-001 
[9] Intel®, 8085AH/8085AH-2/8085AH-1 8-bit HMOS microprocessors, datasheet 
[10] Intel® (1990) 8086 16-bit HMOS microprocessor, datasheet, September, order number 
231455-005 
[11] Intel® (1988) 80286 high performance microprocessor with memory management and 
protection, datasheet, September, order number 210253-013 
[12] Intel® (1998) Intel386™ EX embedded microprocessor, datasheet, October, order 
number 272420-007 
[13] Intel® (2004) Embedded Intel486™ SX processor, datasheet, August, order number 
272769-004 
[14] Intel® (1997) Pentium® processor, datasheet, June, order number 241997-010 
[15] Intel® (1998) Pentium® Pro processor with 1MB L2 cache at 200MHz, datasheet, 
January, order number 243570-001 
18 
 
[16] Intel® (1998) Pentium® II processor at 233MHz, 266MHz, 300MHz and 333MHz, 
datasheet, January, order number 243335-003 
[17] Intel® (2002) Intel® Pentium® III processor for the SC242 at 450MHz to 1.0GHz, 
datasheet, July, document number 244452-009 
[18] Intel® (2001) Intel® Pentium® 4 processor in the 423-pin package at 1.30, 1.40, 1.50, 
1.60,1.70, 1.80, 1.90 and 2GHz, datasheet, August, order number 249198-005 
[19] Intel® (2004) Intel® Pentium® 4 processor with 512KB L2 cache on 0.13 micron 
process and Intel® Pentium® 4 processor extreme edition supporting hyper-threading 
technology, datasheet, February, document number 298643-012 
[20] Intel®, (2005) Intel® Pentium® 4 processor on 90nm process, datasheet, February, 
document number 300561-003 
[21] Intel®, (2005) Intel® Pentium® 4 processor 6xx sequence and Intel® Pentium® 4 
processor extreme edition, datasheet on 90nm process in the 775 land LGA package 
and supporting Intel® extended memory 64 technology, and supporting Intel® 
virtualization technology, November, document number: 306382-003 
[22] Intel®, (2009) Intel® Core™ 2 extreme processor QX9000 series, Intel® Core™ 2 
quad processor Q9000, Q9000S, Q8000 and Q8000S series, datasheet on 45nm process 
in the 775 land package, January, document number 318726-007 
[23] Intel®, (2009) Intel® Core™ i7 processor extreme edition series and Intel® Core™ i7 
processor, specification update, January, document number 320836-003 
[24] International Technology Roadmap for Semiconductors, ITRS edition reports and 
ordering, years 2000 through 2007, executive summary, 
http://public.itrs.net/reports.html 
[25] [Online] htpp://ark.intel.com. 
[26] S. SZE and M.K. Lee, “Semiconductor Devices Physics and Technology”, 3rd ed., 
Wiley, Singapore, pp.32, pp.46, pp. 167, pp. 185, pp. 188, 2013. 
[27] R. S. Muller, T. I. Kamins and M. Chan, “Device electronics for Integrated Circuits”, 
3rd ed., John Wiley & Sons, Singapore, pp.15-19, 2003. 
19 
 
[28] Y.P. Vashni, “Temperature Dependence of the Energy Gap in Semiconductors”, 
Physica, Vol. 34, pp.155, 1967. 
[29] M. Yoshimura, A. Uchida and S. Matsumoto, “Design issues of a thin-film p-channel 
SOI power MOSFET for high-temperature applications”, Microelectron. Reliab., 
vol.53, no. 9–11, pp. 1778-1782, Sep. 2013. 
[30] W. Yoshida, T. Takasugi and S. Matsumoto, “Hot carrier effect and positive bias 
temperature instability of a thin-film silicon-on-insulator power MOSFET at high 
temperature”, J. Japan.. Appl. Phys., vol. 54, no.45, 2015. 
[31] K. Koizumi, A. Joboji, K. Nagahara, and M. Ishizuka,“Thermal Analysis of Natural 
Convection Cooled Switch Mode Power Supplies”, International Electronic Packaging 
Technical Conference and Exhibition, Maui, 6-11 July 2003, pp. 103-109. 
doi:10.1115/ipack2003-35048 
[32] K. Koizumi, A. Joboji, K. Nagahara, and M. Ishizuka, “Development of Thermal Flow 
Simulation Method for Switch Mode Power Supplies and Its Integration with Electric 
Circuit Analysis (in the Case of Natural Convection Air Cooled Switch Mode Power 
Supply)”. Heat Transfer—Asian Research, vol. 33, pp. 473-489, 2004. 
doi:10.1002/htj.20037 
[33] K. Azar, “Advanced cooling concepts and their challenges,” presented at the Int. 
Workshop Thermal investigation ICs and Systems (THERMINIC), Madrid, Spain, 
2002. Invited Talk. 
[34] M. Hiraki, T. Kano, H. Kizu, H. Satoh, S. Yamashita, K. Kobayashi, H. Tanaka, Y. 
Arai, K. Satoh, and K.Fuchigami, “Water-Cooled Switching Power Supply”. 11th 
International Telecommunications Energy Conference, vol. 2, pp. 20.8/1-20.8/7, 1989. 
[35] J. Liu, B. Carlberg, and M. Inoue, “Recent progress of thermal interface materials,” in 
2008 2nd Electronics System integration Technology Conference, 2008, pp. 351–358. 
[36] C. LaBounty, A. Shakouri, and J. E. Bowers, “Design and characterization of thin film 
microcoolers,” J. Appl. Phys.,vol. 89, no. 7, pp. 4059–4064, Apr. 2001. 
20 
 
[37] A. Shakouri and Y. Zhang, “On-chip solid-state cooling for integrated circuits using 
thin-film microrefrigerators,” IEEE Trans. Compon. Packag. Technol.,vol. 28,no. 1,pp. 
65–69,Mar.2005. 
[38] S. Ramanathan and G. Chrysler, “Solid-state refrigeration for cooling microprocessors,” 
IEEE Trans. Compon. Packag. Technol.,vol. 29,no. 1, pp. 179–183, Mar. 2006. 
[39] P. Wang and A. Bar-Cohen, “On-chip hot spot cooling using silicon thermoelectric 
microcoolers,” J. Appl. Phys.,vol.102, no. 3, 034503, Aug. 2007. 
[40] M. Kaviany, Essentials of Heat Transfer: Principles, Materials, and Applications. 
(Cambridge University Press, 2011). 
[41] S. Uma, A. D. McConnell, M. Asheghi, K. Kurabayashi, and K. E. Goodson, Int. J. 
Thermophys. 22, 605. 
[42] M. Wijesundara and R. Azevedo, Silicon Carbide Microsystems for Harsh 
Environments. (Springer New York, 2011). 
[43] K. Nakagawa, T. Kodama, S. Matsumoto, T. Yamada, M. Hasegawa, and S. Nishizawa, 
Jpn. J. Appl. Phys. 53, 04EP16 (2014). 
[44] S. M. Sze and K. K. Ng, Physics of Semiconductor Devices, 3rd edn. (John Wiley & 
Sons., U.S.A.,2007). 
[45] “CHEMIE.DE.” [Online]. Available: http://www.chemie.de/lexikon/Kohlenstoff.html. 
[46] Y.A. Cengel., A. J. Ghajar, Heat and Mass Transfer : Fundamental and Applications, 
5th ed., McGraw Hill, New York U.S.A., pp.940. 
[47] C. J. Chu, R. H. Hauge, J. L. Margrave, and M. P. D’Evelyn, Appl. Phys. Lett. 61, 1393 
(1992). 
[48] J. G. Buijnsters, P. Shankar, and J. J. Ter Meulen, Surf. Coatings Technol. 201, 8955 
(2007). 
[49] T. Schuelke and T. A. Grotjohn, “Diamond polishing, Diam. Relat. Mater. 32, 17 
(2013). 
21 
 
[50] E. E. Ashkihazi, E. V. Zavedeev, A. P. Bolshakov, V. G. Ralchenko, S. G. Ryzhkov, 
A. V. Polsky, N. I. Kuznetsov, G. V. Sharonov, V. N. Tkach, and V. I. Konov, Inorg. 
Mater. Appl. Res. 5, 230 (2014). 
[51] T. Yara, H. Makita, A. Hatta, T. Ito, and A. Hiraki, Jpn. J. Appl. Phys. 34, L312 (1995). 
[52] F. Piazza and G. Morell, Diam. Relat. Mater. 16, 1950 (2007). 
[53] S. Potocky, A. Kromka, J. Potmesil, Z. Remes, V. Vorlicek, M. Vanecek, and M. 
Michalka, Diam. Relat. Mater. 16, 744 (2007). 
[54] K. Tsugawa, M. Ishihara, J. Kim, Y. Koga, and M. Hasegawa, Phys. Rev. B 82, 125460 
(2010). 
[55] O. A. Williams, Diam. Relat. Mater. 20, 621 (2011) 
  
22 
 
Chapter 2 
The ability of heat dissipation of nano-crystalline 
diamond film 
2.1 Introduction 
 Recently, nanocrystalline diamond (NCD) film is an outstanding material, which is 
used broadly application in science and technology, for example, electronics, biomedical and 
tribology [1],[2]. The one beneficial of NCD is low surface roughness (~20 nm rms [3]) with a 
small grain size (< 100 nm) that it is used for cutting tool industry [4]. The increasing of the 
application of NCD is growing in many area because of the deposition process is able to operate 
with low temperature. That means we can deposit NCD on many types of substrate. 
 There are the development of the deposition process of NCD film. The substrate 
temperature used for depositing NCD in several values, e.g., 400C by MPECVD [5], below 
300C by HFCVD [6] and 100C [7], etc. The technology of used 100C for deposit NCD 
shows broadly substrate, including silicon [8], glass [9]-[10] , steel and event plastics [7]. The 
recent and next development is trying to grow high purity NCD at lower temperatures and on 
larger areas. Surface wave plasma systems [11]-[14] is one of the candidate for diamond 
synthesis. Generally, the report of thermal conductivity can be found after the researcher 
successive in deposition with a novel method. However, the report of measurement the heat 
ability of NCD by measuring the temperature directly have not seen.  
 In this study, we investigate the heat dissipation ability of NCD film compared with 
that of the conventionally used SiO2 film, using a Si resistor covered by the insulating film to 
measure the temperature upon application of electricity to the resistor. The resulting decreased 
self-heating effect is expected to lead to higher performance in electronic devices and ICs. 
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2.2 Thermometer design 
 This study used n-type semiconductor as a heat source and thermometer at the same 
time. When carriers pass through Si, the current is gradually reduced causes of self-heating 
effect. Then the temperature will be settled when balancing between self-heating and heat 
dissipation. The balance point depends on thermal properties of insulating-film.  Using it as a 
thermometer, it has to be improved because the complexity of the relationship between heat 
and electronic properties in semiconductor. The idea of how making it as a thermometer will 
be started from the resistance of extrinsic semiconductor. 
 For an n-type semiconductor, the resistance R(T) is given by 
  
   
1
n
l
R T
qn T T A
 
  
 
  (2-1) 
where q is the elementary charge, n(T) is the carrier concentration, μn(T) is the electron mobility 
and l, A are the length and cross-sectional area of Si, respectively. The resistance depends on 
the carrier concentration and electron mobility, and these two factors depend on temperature. 
To measure the temperature correctly, the resistance should change linearly with temperature 
within the selected temperature range. 
 Because the carrier concentration is a combination of the concentration of intrinsic 
carriers (ni) and carriers from donor atoms (ND), in this experiment, we limited the measurement 
temperature to 30°C–200°C. In this range, the donor atoms are completely ionized and so ND 
is a constant value. The intrinsic carrier concentration calculated for this temperature range is 
7.75 × 109–6.32 × 1013 cm−3 in this range. If the donor concentration is over 1016 cm−3, we can 
limit   is less than 1% of the donor concentration at 200°C and so the carrier concentration will 
be approximately constant in the range 30°C–200°C. When ND ≤ 1018 cm−3, the electron 
mobility monotonically changes with temperature in the range 30°C–200°C ([20]). Based on 
all of the above, the ion concentration that should be used in the experiment is 1016 ≤ ND ≤ 1018 
cm−3. Because the ion concentration influences the sensitivity of the temperature measurement, 
concentrations of 1016, 1017, and 1018 cm−3 were used for calculating the sensitivity of the 
thermometer.  
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 The sensitivity of the thermometer was calculated using the average rate of change in 
the resistance ratio in the range 30°C–200°C. The resistance ratio was calculated by dividing 
the resistance at a particular temperature by the resistance at the reference point (30°C). The 
resistance was calculated using Eq. [1]. The electron mobility was approximated from the data 
reported in Ref. [20]. Figure 2-2 shows the results of the sensitivity calculation. The sensitivity 
was defined as the percent increase in sensitivity per degree Celsius, as shown by the vertical 
axis. The horizontal axis displays the three ion concentration values in units of per cubic 
centimeter. It was f found that 1017 cm−3 gave the best sensitivity within the measured 
temperature range.   
 
 
Figure 2-2 The sensitivity of thermometer with difference dopant concentration. 
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2.3 Method of controlling the dopant concentration 
Before fabrication of the thermometer, the relationship between implant dose and 
carrier concentration in the Si film was investigated. The objective of this study is, to control 
the dopant concentration in the active-Si as follow as designed in section 2.2. The process is 
shown in Fig. 2-3. The experiments were carried out using a SOI wafer with a top Si layer of 
250 nm in thickness. Phosphorous ions were used as the dopant. The implant dose was varied 
from 1 × 1012 to 5 × 1012 cm−2 applied at energy of 70 keV, and the samples were annealed at 
950°C for 10 min after the implantation. The ion concentration was determined by the sheet 
resistance of the wafer, measured by the 4-point probe method. Figure 2-4 shows the 
relationship between implant dose and ion (doping) concentration. The horizontal axis indicates 
the implant dose in units of per square centimeter, while the vertical axis indicates the ion 
concentration in units of per cubic centimeter. We found that an ion concentration of 1017 cm−3 
was obtained when the implant dose was 5 × 1012 cm−2.  
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Figure 2-3 The process of controlling dopant concentration on active-Si. 
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Figure 2-4 The relationship between implant dose and dopant concentration. 
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2.4 Thermometer fabrication process 
 Figure 2-5 shows the process flow of the thermometer fabrication. A SOI wafer having 
an active Si thickness of 250 nm was used. First, ion-implantation was carried out at an 
implanted phosphor ion dose of 5 × 1012 cm−2 with an energy of 70 keV. The sample was then 
annealed at 950°C for 10 min (Fig. 2-5 (a)). The body of the thermometer was patterned by 
lithography and etched using a reactive ion etching (RIE; Fig. 2-5 (b)). The conditions used for 
RIE were as follows: gas flow rate Cl2:BCl3:N2 = 20:1.2:1.2 sccm, ICP power 300 W, bias 
power 20 W, pressure 0.5 Pa, and etching time 1 min. Next, the samples was oxidized with dry 
oxygen to produce a thin SiO2 film of approximately 10 nm in thickness (Fig. 2-5(c)). 
Deposition of the insulating films was then carried out (Fig. 2-5 (d)). NCD or SiO2 film was 
deposited on the patterned Si film to compare the heat flow difference in these two materials. 
The NCD film was prepared using MPECVD at 2 × 103 Pa, H2+CH4+CO2 gas mixture with a 
concentration of each gas of 5–20 vol.%, and microwave plasma of 1.5 kW at 2.45 GHz. The 
SiO2 film was prepared by conventional PECVD at an RF power of 50 W, upper/lower 
temperature of 150°C/350°C, and flow rate of SiH4:N2O:N2 = 12:460:480 sccm. After the 
deposition of the insulating film, contact holes were made using an etching method (Fig. 2-5 
(e)) and deposition of aluminium using the sputtering method (Fig. 2-5 (f)). Finally, an 
interconnection pattern and aluminium thermometer was fabricated using RIE (Fig. 2-5 (g)).  
 Figure 2-6 shows a photograph of a fabricated thermometer. The length and width of 
the thermometer was 548 µm and 18 µm, respectively, and its thickness was 250 nm (not shown 
in the figure). The Si thermometer was covered by either SiO2 or NCD and was connected with 
the contact-point by the aluminium wire through the insulating-film layer. The wavy pattern is 
the body of the aluminium thermometer, which is positioned on the top of insulating-film with 
its contact-points.  
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Figure 2-5 The process of thermometer fabrication follows these steps (a) ion-implantation, 
(b) patterning of thermometer body by RIE etching,(c) thermal oxidation to 
produce thin SiO2 *10 nm, (d) depositing insulating-film, (e) making contact 
holes, (f) deposition of aluminum by sputtering and (g) making an Al-
thermometer pattern and interconnection pattern. 
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2.5 Etching NCD film 
 In the fabrication process, both SiO2 and NCD require to trench hole before deposit 
metal line. The etching of SiO2 can be generally seen in academic documents, but the academic 
report on etching NCD have not broadly seen same as it. Therefore, in this study, the etching 
of NCD film by O2 plasma will only be reported. 
 First, the SiO2 was deposited on NCD with 300 nm thick as a mask. The SiO2 was first 
trenched by CHF3 as shown in fit. 2-7(a). The first etching time was set at 30 minute, then step-
up by 10 min. The surface picture of the sample were taken by microscope before operate in 
the next increasing-step. Figure 2-7(b) is shown the time t1 is required time for full etched of 
SiO2 300 nm on NCD. It was found that t1 is 80 minute as shown in Fig. 2-8. So that the etching 
rate of SiO2 is 300/80 = 3.75 nm/min. The time t2 is required time for full etched of NCD 600 
 
 
 
Figure 2-6 A photograph taken from a fabricated thermometer. The Si thermometer is marked 
on the photo, which covered by insulating film (SiO2 or NCD). The wavy pattern 
indicates the Al-Thermometer, which is positioned on the top of insulating-film. 
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Si-thermometer
C1
Al
Al-thermometer
C1C1
C1
C2
C2 C2
C2
C1 is a contact-point of Si-thermometer
C2 is a contact-point of Al-thermometer 
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nm as shown in Fig. 2-7(c). Figure 2-8 shows the time t2 is 90 min. Hence, the etching rate of 
NCD is 600/90 = 6.7 nm/min. From these two etching rate, the etching ratio is ~1.77. 
 From the experiment results, it can be calculated that the real thickness of SiO2, which 
used as a mask for NCD etching is ~340 nm (600/1.77 ≈ 340). By this method, we can trench 
the NCD for wiring by using SiO2 as a mask. The mask will be all removed without reduce the 
thickness of NCD film as shown in Fig.2-7 (e). 
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     (a) Using SiO2 as mark for 300 nm.                     (b) Removed all SiO2 at time t1. 
 
   
 
    (c) Etched until found NCD at time t2.                  (d) Using etching rate to design thickness of 
                                                                                        SiO2 (d1) for NCD 600 nm thick (d2). 
 
  
 
     (e) Final solution, SiO2 is fully removed  
          with NCD is fully trenched 600 nm. 
 
Figure 2-7 The experiment of etching NCD by O2 plasma. 
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30 min 40 min 
  
50 min 60 min 
  
70 min 80 min  
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Figure 2-8 The result of NCD etching by O2 plasma with different time. 
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2.6 Measurement of the change in resistance with temperature 
 Using thermal resistance explains the ability of heat spread-out of two different 
insulating-films. The temperature difference between hot and cold region have to be measured. 
Whenever a device is active status, a temperature gradient exists in a medium, heat will flow 
through insulating-film from hot region (Si) to cold region (Al). Accordingly, temperature of 
Si and Al will be measured using to evaluate the thermal resistance of NCD and SiO2. In this 
study, we measured the temperature of Si and Al by measuring the change in resistance. 
Therefore, the relationship between temperature and the change in resistance of particular 
material need to be known at first. The change in resistance with temperature was measured 
using the fabricated thermometers. Table 2-1 shows the details of the thermometers. 
Table 2-1 The details of sample model used in this experiment. 
Name Insulating-film material Thickness (nm) 
S300 Silicon dioxide 300 
S500 Silicon dioxide 500 
D600 Nanocrystalline diamond 600 
 
 We had also checked the difference between two methods of applying heat. There were 
no difference in resistance between using a hot plate or using the oven as a heat-source. We 
found this truth during wait for enough time to saturate the setting temperature of the oven. 
Hence, there are two disadvantage points in case using the oven. One is the time required per 
one sample, the second is, to require many steps of preparing before measurement. 
Consequently, hot plate is an appropriate solution. We apply the temperature with a hot plate 
and measure the resistance for both measurements. The apparatus of this measurement is shown 
in Fig. 2-9., which consisted of hot plate and semiconductor device analyzer (Keysight 
B1500A). The hot plate was used to control and maintain a constant temperature of the sample. 
The analyzer was used to measure the resistance using a current-voltage sweep (I-V curve) 
mode of operation. The temperature was set from 30°C to 200°C with increasing step by 10°C. 
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When the temperature reached at a set value, the analyzer swept voltage from -1.5mV to 
+1.5mV. The resistance was calculated by taking the reciprocal of the slope of the I-V curve. 
 Figure 2-10 shows the resistance ratio versus the temperature obtained from the 
experiments. The horizontal axis indicates the temperature in degrees Celsius, while the vertical 
axis indicates the resistance ratio. The resistance ratio was the ratio of the resistance at any 
 
Figure 2-9 The method of measuring the resistance change with temperature 
of Si- and Al-thermometer. 
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measured temperature divided by the resistance at the reference point (30°C). The simulated 
results for a dopant concentration of 1017 cm−3 have also been added. We found that all 
thermometers monotonically increase with temperature in the range 30°C–200°C. However, 
the sensitivity of the thermometers was approximately half of that calculated. We speculate that 
surface carrier generation at the edge of Si islands cut by RIE caused by a degradation of the 
sensitivity. These excess carriers have an important role in decreasing the resistance, and lead 
to the degradation of the sensitivity. We should be depress the surface carrier generation by 
changing the separation method such using local oxidation of silicon (LOCOS) instead of RIE, 
to obtain higher sensitivity. Furthermore, slightly different results were obtained for each 
thermometer. The percentage difference in resistance between the thermometers was less than 
6% (on average). This difference is caused by the precision of the thermometer dimensions, 
and is a typical error for such fabrication processes.  
 
 
Figure 2-10 The results of measurement the resistance change with temperature 
of Si thermometer.  
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 Figure 2-11 shows the resistance ratio versus the temperature obtained from the 
experiments. All samples were plotted with experiment datum, which is shown using three 
different markers. The method of calculating the resistance ratio was similar method as 
explained in the previous section. The best fitting line will be used to approximate the 
temperature of Al. It was found that the experimental data were not more highly different in 
low-temperature range between 30°C to 60°C. The different thickness of material and the 
difference of thermal conductivity of material affected the fluctuation of data in high-
temperature range. In addition, the thermal conductivity of Al is ~200 W m-1 K-1 (at room 
temperature) that highly enough to influence the diffusion of electron in itself when heated-up. 
So that the resistance tends to be fluctuated cause the measured current will high fluctuation 
when measuring at high temperature. This phenomenon will be obviously seen in case of 
insulating-film, which high thermal conductivity, though repeated measurement more than once. 
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Figure 2-11 The results of measurement the resistance change with temperature 
of Al thermometer. 
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2.7 Measurement of the relationship between the temperature and 
input power 
 We found out the relationship between the resistance and the temperature of Si- and 
Al-thermometer. The relationship between the resistance and input power is required to get the 
temperature of particular thermometer. The method of acquiring the relationship measures the 
resistance during current being settled at a steady-state. The measurement was performed twice 
is used to measure with the same conditions of applying constant voltage to Si. The details are 
as follows. 
2.7.1 Silicon 
A constant voltage of 1 V to 20 V was applied to the Si-thermometers and the current 
through them was measured. The current gradually decreased with time owing to the self-
heating of the thermometer, then settled at a fluctuation of less than 1% after reaching the 
balance between self-heating and heat dissipation. This steady-state value was used as the 
measured current. The input power and the resistance of the thermometer were calculated from 
the applied voltage and the measured current, and the calculated resistance was easily converted 
to a temperature using the data in Fig. 2-10. To estimate the temperature between the 
experimental data in Fig. 2-10, the data were connected point to point and calculated with a 
linear approximation method. 
2.7.2 Aluminium 
 A constant voltage of 1 V to 20 V applied to the Si-thermometers and the resistance of 
the Al-thermometer was measured by applying a constant voltage of 400 μV throughout the 
experiment. The 400 μV is a low voltage enough to avoid in heat generation in Al during 
measurement. It does not have more effect in our measurement and less enough to be eliminated. 
The resistance of the Al-thermometer was changed due to heat flow from Si through Al. The 
input power of Si and the resistance of Al were calculated when the current reached to the 
steady-state. The method of calculation of the input power used the same method as explained 
in the previous section. Whereas the resistance of the Al-thermometer calculated from a 
constant voltage of 400 μV was divided by the measured current through it and then averaged. 
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The calculated resistance was converted to a temperature using the data indicated in Fig. 2-11. 
The regression equation of each model was used to estimate the temperature of Al by the 
resistance ratio of the experiment data. 
 Figure 2-12 shows the relationship between the power density and the temperature in 
the resistors covered by NCD or SiO2. The circle, diamond, and square marks indicate the data 
obtained from samples S300, S500, and D600 respectively. The temperature of D600 was lower 
than S500 by approximately 20°C (average) throughout the measured temperature range. 
Additionally, the temperature of D600 was nearly same as that of S300 even though its film 
layer was more than twice as thick. These results show that the heat dissipation of the NCD-
based sample was higher than that of the SiO2-based sample. This is consistent with the fact 
 
 
Figure 2-12 The relationship between the temperature of Si resistor (thermometer) and the 
input power density. These temperatures were calculated by analyzing data in Fig. 
2-10 and the resistance ratio at each input power (power density). 
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that the thermal conductivity of NCD (10 W m−1 K−1 [15]) is higher than that of SiO2 (1.4 W 
m−1 K−1 [16]). 
 Figure 2-13 and Fig.2-14 show the temperature of Si and Al of model S300 and S500 
respectively. And Figure 2-15 show the temperature of Si and Al of model D600. The 
temperature of Si as marked on these graphs are same as the mark on Fig.2-12. The Al 
temperature of each model are estimated from experimental data. Each model can be 
approximated the temperature difference at each in put power (power density). The results of 
the temperature difference are consistent with the results shown in Fig. 2-16. 
 In the Fig. 2-16, the temperature of Si of S500 model is largest compared with the 
others because a particular insulating-film cannot easily conduct heat from the heat-source (Si). 
 
 
Figure 2-13 The best approximation of temperature from experimental data of insulating-film 
model S300. The filled mark means the temperature of the bottom of the film and 
the hallow mark means the temperature at the top of the film. 
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Accordingly, its temperature is highest as shown in Fig. 2-12 consistent with the temperature 
difference that is highest as shown in Fig. 2-16. The temperature of Si of S300 and D600 model 
are closely same in Fig. 2-12 and the temperature difference of these two models are still closely 
same in Fig. 2-16. That means the ability of removing heat of these two models is similar and 
better than S500 model. All above the reasons, it can easily show the ability of heat dissipation 
by using the thermal resistance. The thermal resistance of each model was calculated and shown 
in Fig. 2-17.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2-14 The best approximation of temperature from experimental data of 
insulating-film model S500. The filled mark means the temperature 
of the bottom of the film and the hallow mark means the temperature 
at the top of the film. 
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Figure 2-15 The best approximation of temperature from experimental data 
of insulating-film model D600. The filled mark means the 
temperature of the bottom of NCD film and the hallow mark 
means the temperature at the top of NCD film. 
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 Figure 2-17 shows the thermal resistance at each power density. The horizontal axis 
indicates the power density in kilowatt per cubic millimeter, while the vertical axis indicates 
the thermal resistance in degree Celsius per watt. The thermal resistance at each power density 
can be calculated by temperature difference that is divided by power at a particular point. We 
changed the power density to power before calculation the thermal resistance. In this study, we 
found the thermal resistance of NCD is approximately 14% less than SiO2, even though it is 
 
 
Figure 2-16 The estimation of temperature difference between the top and the bottom of 
insulating-film used in this experiment. 
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thicker than 100 nm. In addition, the thermal resistance is closely similar, though the thickness 
of NCD is as twice as of SiO2. This evidence leads to conclude that using the insulating-film 
made from NCD increase the power performance of Si device than conventional SiO2 obviously.  
 One of the benefits of a reduced active Si temperature is increased channel conductance 
(gD) in metal-oxide-semiconductor field effect transistors (MOSFETs). The value of gD is 
directly proportional to the carrier mobility when the MOSFET is used as a switch (linear 
region). The obtained temperature decrease of 20°C results in a mobility increase of 11.75% 
and 13.85% at doping concentrations ND = 1017 cm−3 and ND = 1016 cm−3, respectively [20]. 
 
 
 
Figure 2-17 The thermal resistance varies with the power density. The average of thermal 
resistance of D600 is approximately 14 % lower than that of S500 and nearly 
equal to S300 in the range of power density 1–2.5 kW/mm3. 
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This calculation is based on the assumption of an active state and MOSFET channel 
temperature 125°C. Thus, the percentage of increase in gD is same that calculated above. 
Consequently, using NCD instead of SiO2 results in a higher channel current owing to a new 
point of heat balance leading to a higher performance of device and system.  
2.8 Conclusion 
 The insulating-film made from NCD exhibited an ability to reduce the operating 
temperature of thin-film Si by a greater amount than conventional SiO2. Even though the NCD 
film used in this work was twice as thick as the SiO2 film, its heat dissipation ability was similar. 
Additionally, the thermal resistance of NCD film was approximately 14% less than that of SiO2 
film, leading to the reduction of the thin-film Si temperature by 20°C, even though the NCD 
layer was thicker than 100 nm. This result confirms that NCD acts as a better insulating film 
than conventional SiO2.  
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Chapter 3 
Low-temperature bonding mechanism between SiO2 
and SiO2 
3.1 Introduction 
 Wafer bonding is a process of integration of two wafers, which their surfaces are 
brought together by chemical bonds. Direct or Fusion bonding can be classified in two method 
(chemical mechanism). These two names are hydrophilic bonding and hydrophobic bonding. 
Hydrophilic surfaces contain hydroxyl groups (–OH), whereas hydrophobic surfaces contain 
Si-F or Si-H groups. There is report the study of the relationship between annealing temperature 
and surface energy of Si/Si bonding. Figure 3-1 shows surface energy of Si/Si pairs by 
hydrophilic and hydrophobic bonding. The surface energy denotes bonding strength. It was 
 
Figure 3-1 The different of surface energy between hydrophilic and hydrophobic 
bonding of Si/Si pairs.(Original picture is in ref. [1], pp.118) 
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found that hydrophilic bonding exhibit higher bond energy than that of hydrophobic bonding 
in the range of temperature less than ~600°C. Hence, hydrophilic bonding is commonly used 
in low temperature bonding. 
 Low-temperature wafer bonding (LTB) become famous research due to it is a key to 
enable 3-dimention (3D) integrated circuit (IC) technology. The 3D IC technology, 
heterogeneous integration is a key to success that a reason why LTB become famous as 
mentioned. Using LTB is able to avoid thermal mismatch of dissimilar material.  However, 
bonding strength is still need to be improved (average ~1.5 J/m2 shown in Fig. 3-1) when using 
low annealing temperature less than 400°C. There have been many efforts to improve the 
bonding strength. Consequently, the continuation of study in LTB by the effort of deeply 
understanding in parameters influenced the bonding strength is highly desirable for future 
integration technology.  
 A mechanism of hydrophilic bonding is shown in Fig. 3-2. It can be used to explain 
how to dissimilar material can be bonded together in room temperature. There are two 
dissimilar materials, X and Y, which contain hydroxyl groups are closed together as shown in 
Fig.3-2. The hydrogen bond will occur when two surfaces very close together (~11.5 Å, from 
ref. [1] pp.115). A chemical reaction between two different materials can be drawn as below: 
 
 
 
Figure 3-2 hydrophilic bonding mechanism with two different materials. 
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 X – OH + HO – Y → X – O – Y + H2O (3-1) 
 In the equation 3-1, if X and Y are Si, then Si–OH is a silanol group that it will 
transform to siloxane (Si–O–Si). This polymerization of silanol groups can occur in room 
temperature. Unfortunately, it can be possible reversed to the left in the case of using annealing 
temperature lower than ~425°C [2]. Therefore, there have been investigated in low-temperature 
bonding for increasing bond strength in that range. 
 Two dissimilar material with high surface roughness cannot bond with low-temperature 
technique because rough surface affect the contact area. So that the interface layer is 
requirement for LTB method. The first considering-point is, a material used as interface 
material must be deposited on the substrate by low-temperature. Because of thermal effect is 
should be avoided. The second is, it should easily to make surface smoothness. The reason is, 
it does not take high affect in physical property of two main materials. Therefore, interface 
material is important in dissimilar material bonding. The SiO2 is one of famous oxide materials 
used as interface both same material and dissimilar material bonding.   
 The purpose of the chapter is, to study low-temperature bonding mechanism of SiO2. 
There are two mains report of study, the influence of surface roughness and the influence of 
plasma on surface activation. From this study, we can realize SOD structure that it will be 
explained in the next chapter. 
 
3.2 The influence of surface roughness in LTB 
There are two methods for making silicon dioxide (SiO2) film, thermal oxidation and deposition 
process. These two methods are different qualities and physical quantities. For thermal 
oxidation, there are two thermal oxidation processes, e.g., dry and wet thermal oxidation. Both 
thermal oxidation require high temperature (~900–1,300°C). The process exhibit low surface 
roughness. Even though the surface roughness of this process is low enough to be bond in low 
temperature bonding, the temperature of this process causes the limit of application. Therefore 
51 
 
the oxide deposited by low temperature have become important oxide in bonding though its 
qualities does not high same as thermal oxide. 
 The plasma-enhanced chemical vapor deposition (PE-CVD) is able to use for deposit 
SiO2 film on Si substrate. The surface roughness of SiO2 by CVD process does not likely 
smooth same as thermal oxidation process. However, it is one of famous film used in low-
temperature bonding. 
 Even though there are many report of success in oxide/oxide bonding, there are several 
solution still not well understood for low-temperature bonding of SiO2/SiO2 bonding, e.g., why 
variation of bonding strength have still large, why different type of SiO2 yield a dramatically 
different bonding strength though their surface roughness are closely same, etc. All above 
reasons, this study was performed by focusing on the surface roughness. The purpose of this 
study is, to study the influence of surface roughness on bonding strength. 
3.2.1 Experimental method 
There are several steps of experimentation, e.g., surface preparation, surface characterization, 
surface cleaning, surface activation and annealing. The diagram of experimental method is 
shown in Fig.3-3. The detail of each step is explained as below:  
 (1)  Surface preparation: We prepared SiO2 layer by two methods on 4 inches Si wafer, 
i.e., thermal (dry) oxidation with 50 nm thick and deposit SiO2 on the wafer by PE-CVD with 
different thickness from 50 nm to 500 nm as shown in Fig.3-4. Then, the wafers were diced to 
sample size 10×10 mm2 as shown in Fig.3-5. 
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Figure 3-3 The diagram shows the step of experiment. 
 
 
START
SiO2 by thermal oxidation 
(dry) with 50 nm thick
Deposit SiO2 by PE-CVD with 
different thickness from 
50 nm to 500 nm 
Dicing wafer to sample 
size 10x10 mm2
Characterization surface 
roughness by AFM
Chemical cleaning
(Piranha solution)
Plasma activation
(O2 plasma)
Pre-bonding at R.T.
(dry/dry, dry/CVD)
Annealing
(vacuum 0.03 N/m2)
END
Dicing test
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 (2)  Surface characterization: The sample was selected by random sampling for 
characterization by atomic force microscope (AFM). The scan area is 1×1 m2 with 2048 
 
Figure 3-4 The preparation of SiO2 surface with two different method, dry thermal 
oxidation (dry SiO2) and plasma-enhanced CVD (CVD-SiO2). 
 
Si Si
NCD
dry SiO2
CVD SiO2
d = 50,100,150, ,500 nm
d50 nm
 
 
Figure 3-5 A wafer was diced to a sample size 10×10 mm2. The sample was 
chosen by random to check the surface roughness by AFM. 
 
10 mm
10 mm
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samples/line. The basic average parameter of surface roughness, root-mean-square (rms) was 
used to explain the surface roughness. 
 (3)  Surface cleaning: The other samples in the same batch, which did not be selected 
for characterization would be used for bonding step. Their samples were cleaned by piranha 
solution with a mixture ratio 2:1 of sulfuric acid (H2SO4) and hydrogen peroxide (H2O2). The 
condition of cleaning process is, operating temperature 120°C and immerse time 10 minutes. 
Then rise by water and blow the surface by nitrogen gas. 
 (4)  Surface activation and annealing: An oxygen (O2) plasma was carried out using an 
inductive coupled plasma reactive ion etching (ICP-RIE) equipment. The ICP power, substrate 
bias, pressure and process time were 300W, 0W, 2 N/m2 and 2 min, respectively. The samples 
were put into ultra-pure water for 10 minutes to introduce a silanol groups (Si–OH) on the SiO2 
surface. Then all samples of CVD-SiO2 in each thickness were spliced together with dry-SiO2. 
The annealing were carried out in the vacuum chamber 0.03 N/m2 with a constant temperature 
during operation for 1 hour. The constant temperature used in this study is 4 values, i.e., 100°C, 
200°C, 300°C and 400°C. Each annealing temperature requires 1 hour in the operation. 
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3.2.2 Results and discussion 
(1) The roughness distribution of CVD-SiO2 and maximum value of average roughness allow 
bonding with dry-SiO2 in room temperature 
Figure 3-6 shows the average surface roughness (Rq) versus thickness of CVD-SiO2 
film.  The error bar shown in the figure indicates the standard deviation of measurement. From 
the graph, it is easily to clear that roughness distribution is large when thickness higher than 
100 nm. A particular distribution affects result of pre-bond in room temperature. Table 3.1 
shows the result of pre-bond. It is found that the maximum of film thickness, which able to be 
bonded in room temperature is 300 nm thick. At particular thickness, average roughness is 0.97 
nm rms. The standard deviation is 0.12 nm rms. 
 
 
 
 
Figure 3-6 The surface roughness of SiO2 by PE-CVD deposition on Si 4 inches wafer 
with   different thickness from 50 nm to 500 nm. 
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Table 3-1 The bonding results of dry-SiO2/CVD-SiO2. 
Thickness of 
CVD-SiO2 
Bonded results 
〇 success × not success 
 
 
 
 
50 nm 〇 
100 nm 〇 
150 nm 〇 
200 nm 〇 
300 nm 〇 
400 nm × 
500 nm × 
 
 
Figure 3-7 The surface morphology of SiO2 by thermal oxidation (a) and PE-CVD (b). 
Both films are 50 nm thick. 
(a) SiO2 surface from thermal oxidation (dry-SiO2)
(b) SiO2 surface from PE-CVD (CVD-SiO2)
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 The roughness distribution of CVD-SiO2 depends on the quality of film made by PE-
CVD. The density of this film is lowest compare with the other types (2.1 g/cm3 ref.[5] pp.406). 
In addition, the structure of film is amorphous and there are several types of gas during 
deposition process. Hence, it may be possible in case of unwanted gas is caught by chemical 
substances on the film. Consequently, all above speculation may be explain why this film is 
large in roughness distribution. 
(2) The influence of annealing temperature on bonded strength of dry-SiO2/CVD-SiO2 bonding  
Figure 3-7 shows the surface morphology of dry-SiO2 and CVD-SiO2 with 50 nm thick. 
This figure can be judged by visual observation that dry-SiO2 is smoother than CVD-SiO2 
though same thickness. The distribution of these films are shown in Fig. 3-8. The average 
roughness of dry-SiO2 and CVD-SiO2 is 0.34, 0.49 nm in root means square (rms)  respectively. 
The standard deviation of roughness of dry-SiO2 and CVD-SiO2 is 0.06, 0.07 nm rms 
 
 
Figure 3-8 The distribution of surface roughness (Rq) of dry-SiO2 and CVD-SiO2. 
Both films are 50 nm thick. 
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respectively. In the pre-bonding step, we found that more than 95% of dry-SiO2/dry-SiO2 were 
bonded, whereas less than 70% of dry-SiO2/CVD-SiO2 were bonded. 
 Figure 3-9 shows sample of how to evaluate the percent of bonded area. The sample 
was cut from 10×10 mm2 to 1×1 mm2. Hence, one sample consists of 100 pieces. The percent 
of bonded area evaluated by count the bonded piece, which still bond together. 
 The results of bonding strength versus annealing temperature is shown in Fig. 3-10. All 
dry-SiO2/CVD-SiO2 were very weak bond, though their surfaces were activated by plasma. 
Whereas dry-SiO2/dry-SiO2 shows strong bonding between 200°C–400°C. At particular range, 
the average percentage of bonding more than 60% and tend to increase when temperature 
increasing. In addition, the graph shows the variation in results at 100ºC that means input energy 
is not enough to accelerate chemical reactions to the silicone. The interesting result of our 
 
 
Figure 3-9 A bonded sample was diced by DAD322 automatic dicing saw. The percent 
of bonded area indicates bond strength. 
(a) Bonded area = 81% (b) Bonded area = 71%
(d) Bonded area = 4%(c) Bonded area = 78%
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condition is 200ºC because the percent of bonding area differs from 400ºC only ~10-15%. 
Therefore, the annealing temperature ~ 200ºC yield high bond strength with less variation. 
 
 
3.2.5 Conclusion 
 In low-temperature bonding of SiO2, the maximum of the average surface roughness is 
~1 nm rms (0.97±0.12). Although surface roughness is low enough to bond in particular, the 
distribution of roughness is high influence factor and affects bond strength. Therefore, polished 
surface by CMP before bonding is required for CVD-SiO2.  
 
  
 
 
 
Figure 3-10 The influence of annealing temperature to bonded area. These samples 
were anneal in vacuum for 1 hour after activated by oxygen plasma. 
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3.3 The influence of plasma on surface-activation 
 Because of the surface modification is one of the solutions that it possible increase the 
surface energy. And this process is required for low-temperature bonding. However, the 
variation of the bond strength due to plasma conditions in activation process should be reduced. 
There have been many efforts to understand the effect on surface roughness and the effective 
on active-surface (high amount of dangling bond). If we can understand the relation between 
them and control all possible bad effect, the bonding strength in LTB will be increase. 
 It was reported that surface-activation by plasma enhance the surface energy due to 
increasing the hydrophilicity[2], which increases the number of hydrogen bonds via the 
interface. The Ar beam was reported in enhanced the surface roughness of Si wafer in case of 
etching time more than 600 s [3]. T. Suni et al. concluded Ar and N2 plasma yield stronger bond 
than O2 plasma, if the bonding is carried out in vacuum [4]. Whereas R.E. Belford and S. Sood 
reported O2 plasma yields highest surface energy 2.25 J/m2 in the case of using remote plasma 
[5]. In 2010, K.Y. Byan el al. reported the radical plasma of O2 and N2 gain the chemical 
reaction [6]. The combination of gas between O2 RIE + N2 radical [7] or using N2 and Ar mixed 
together [8] reveal low surface roughness. 
 It is found that there are many complicated in plasma activation and we have not 
concluded which one is the best activation for low-temperature bonding of SiO2. In this study, 
we study both physical and chemical effects by using ICP-RIE mode of operation. The O2 , N2 
and Ar plasma were used to activate the surface of SiO2. The purpose of this study is, to 
investigate the plasma condition affecting to bond strength in SiO2/SiO2 bonding.  
3.3.1 Experiment method  
 The sample was prepared by deposit SiO2 on Si substrate by PE-CVD with 300 nm 
thick. Then, the wafer was diced to sample size 10×10 mm2. To flat the surface by O2 plasma 
with the condition as follows: gas flow rate 20 sccm, ICP power 200W, Bias power 300W and 
operation time for 2 minutes. The surface activation was carried out by O2 or N2 or Ar plasma 
with the same condition as follows: gas flow rate 20 sccm, ICP power 50W, Bias power 0W 
and operation time is 2 minutes. After activation, pre-bond in room temperature and anneal 
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with 200°C in vacuum 0.03 N/m2 for 1 hour. The final is bond strength test by dicing method. 
The diagram of the step of experimentation is shown in Fig. 3-9.  
 
 
Figure 3-11 The diagram of experimentation step. 
START
Deposit SiO2 by PE-CVD with  300 
nm thick
Dicing wafer to sample 
size 10x10 mm2
Flat surface by O2 plasma
(ICP 200W, Bias 300W)
Surface activation by different 
plasma with same condition 
(ICP 50W, Power 0W)
Pre-bonding at R.T.
Annealing for 1 hour
(200°C in vacuum 0.03 N/m2)
END
Dicing test
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3.3.2 Results and Discussion 
 Figure 3-12 shows surface roughness after activation. All average value of three gases 
are lower than surface roughness before activation. Whereas the percent of bonded area is 
difference. The oxygen plasma yield highest average bonded area compares with the others that 
is shown in Fig. 3-13. From the results, we speculate that oxygen plasma is able to make high 
active-surface or it can make more number of dangling bond. When activated surface was filled 
in the water, their dangling bond will transform to silanol group (Si-OH) that leading to the 
high bonding strength.  
 
 
 
 
 
Figure 3-12 Surface roughness before and after activation. 
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Figure 3-13 The effect of surface activation by different plasma on chemical bond 
of two surfaces represented by bond area. 
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Figure 3-14 FTIR shows the percent transmittance of the sample activated by 
different plasma. 
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 Figure 3-14 shows our speculation is true. The figure shows the percent of 
transmittance that oxygen plasma reveals lowest transmittance. That means a sample activated 
by oxygen plasma have a lot of hydroxyl group more than the others. The range as shown in 
graph is a spectrum of IR which hydroxyl group can be absorb. 
3.3.3 Conclusion 
The surface roughness is decreased by sputtering. The sputtering of Oxygen ion reveals highest 
effective in reduced surface roughness after activation. In addition, the oxygen plasma yields 
highest average the bond area compare with the others that corresponding with the amount of 
hydroxyl group, which is characterized by FTIR. 
 
3.4 Summary 
The SiO2/SiO2 bonding can be done in room temperature when using cleaned wafer with 
average surface roughness less than ~1 nm rms. However, by the experiment, it was found that 
the roughness distribution is highly influential parameter in spite of having low average surface 
roughness. Therefore, using CMP treatment surface of SiO2 by PE-CVD will be able to reduce 
the roughness distribution that leads to increase the amount of contact area and bond strength. 
For using plasma to treatment surface before pre-bonding in room temperature, it was found 
that the reduction of surface roughness can be done by sputtering. The O2 plasma exhibits high 
active surface than that of N2 and Ar plasma. Unfortunately, there is variability in the results 
(bonded area) still need to be improved. So deeply understanding in plasma surface-activation 
is required for further study.  
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Chapter 4 
Silicon-on-diamond by low-temperature bonding 
4.1 Introduction 
 The idea of silicon-on-diamond (SOD) was occurred because the problem of self-
heating effect in silicon-on-insulator (SOI) structure. The direction of development is to find 
out the new material with a same insulation property and good thermal conductivity more than 
silicon dioxide (SiO2). Diamond is one case of insulating material with a good thermal 
conductivity compare with other types and the deposition of diamond on Si in recent possible 
to realize the SOD structure. 
 There have been reported on SOD study, for instance, K. Nakagawa et al. [1], reported 
his research on semiconductor-on-insulator (SeOI) by numerical simulations, using diamond 
thin-film dielectric. The simulation reveals that the temperature of the SOD device is 40K lower 
than the one produced from the traditional SOI devices. In addition, for the 30V class thin-film 
SOI power MOSFET, when the temperature decreases to 40K, the breakdown voltage increases 
to 4-5 V and reduces the on-resistance approximately by 5%. Similarly, H. Kanoya et al. [4], 
reported his study on the impact of SOD for high temperature switching applications by 
simulation and experimentation. The power loss of conventional SOI, SOD MOSFET was 
0.92W, 0.73W respectively at load current 5A and surrounding temperature 423K. It can be 
seen that SOD can reduce the power loss up to ~20%, in comparison with SOI. In this instance, 
the results of the two items affirms the potential of the SOD in case of development of power 
devices. Understandably, the SOD structure showed a good heat spread out without degrading 
performance. 
 Research works and demonstration in SOD structure were carried out more than 10 
years ago. In the case of fusion or direct bonding [3]–[6], in which a high temperature (more 
than 850°C) and applied stress are required to during bonding. The successive bonding of this 
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method occurred when annealing temperature reaches more than 1150°C. One year later, the 
reduction of annealing temperature by H+ bombardment was reported [7]. Although, the 
annealing temperature interval reduced from 850°C-1200°C to 750°C-900°C, it is still high. 
The high temperature bonding may cause a problem from material properties such as thermal 
stress, shrink and expanding during and after bonding. The reason is, in microsystem, there are 
more materials which differ in term of a coefficient of thermal expansion (CTE) or low melting 
point. In case of laser-enhanced bonding [8], [9] , they applied a UV laser for heating a silicon 
surface at interfacing layer between diamond and silicon then both materials were met.  They 
had to press it together by external forces in MPa level. Although, the outcome of this method 
possesses a good strong bonding, it may be difficult to control a thickness of silicon carbide 
(SiC) layer at the interface caused by melting effect and inter-diffusion. From two methods 
above, it can be determined that the high temperature remains a principal component that 
creates the complete bonding. The alternative techniques are objective to scale down the 
temperature and other effects. Especially scale down the process temperature, in addition to 
reducing the production costs, and lowering the risk of a damage during and after the process 
due to the different materials, it can likewise be extended to other applications such as 3D 
systems integration [10], [11], MEMS packaging, micro fluidic systems and etc. 
 The low-temperature bonding technique [10]–[21], typically the application process 
concerns surface activation by plasma [11], [17], [18], [20], [21] or argon [13] or UV [19] for 
lowering annealing temperature. The ranges of temperature used varies from 120 to 550 degree 
Celsius. Heating up to 300°C is probably unsuitable for some application, particularly bonding 
technique due to occurrence of misalignment or dimension change in the devices from heating. 
In the study, temperature for bonding was lowered through O2 plasma activation, on the 
condition that pressure to the vacuum level. In so doing, bonding will become more efficient as 
reported by other researchers at divers pressure levels [14]–[16], [20] . 
 We presume a similar outcome regarding bonding strength. In addition, the suggested 
method is more likely to reduce bubbles at the interface layer which may occur out of annealing 
process. Some researchers apply compression force during the process [21]. The compression 
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force is probably not relevant factor for this particular condition. Then this aspect is not 
determined in the present experiment where intended annealing period is one hour. We believe 
the strength is not affected in spite of more time duration that is believed to yield a better 
bonding strength. From literature reviews, suggested time for the process should exceed 2 hours. 
 The aim of this chapter is to realize the SOD structure by the best way of fabrication 
process. In the content, the detail of fabrication process will be explained step by step. To 
fabricate SOD with bonding technology, it need to use interface layer between NCD/Si bonding. 
That is a reason why we study SiO2/SiO2 bonding in Chapter 3.  
 
4.2 The step of fabrication process of SOD 
 The step of fabrication process of SOD is shown in Fig. 4-1. The fabrication used fusion 
bonding by using low temperature throughout the process. The main process consists of surface 
preparation, surface (chemical) cleaning, surface activation and the final pre-bond and 
annealing. The main process will be explained as follows: 
 
 
 
 
 
 
 
 
 
 
 
 
 
69 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4-1 The fabrication process of SOD structure. 
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4.2.1 Surface preparation 
 Because of this fabrication process used bonding technology, therefore, there are two 
surfaces require in surface preparation process. The wafer 1 is growth SiO2 on Si wafer by dry 
thermal oxidation. The wafer 2 is deposit nanocrystalline diamond (NCD) on the Si wafer, 
reduced surface roughness by CMP and deposit SiO2 on NCD by plasma-enhanced chemical-
vapour-deposition (PE-CVD). 
 In wafer 1, The condition of thermal oxidation process are as follow; the temperature 
used in this process 1050°C, the feed rate of O2 gas is 1 litter/min and the process time is 30 
minutes. By this condition, thin-film SiO2 will be exhibited 50 nm thick.  
 In wafer 2, the process used to deposit NCD on Si is surface microwave plasma-
enhanced CVD or MWPCVD. The schematic of this method is shown in Fig.4-2. This method 
can be explained as follows; a microwave of 1.5 kW at 2.45 GHz is radiated from the slot, 
which attached to the top flange. The microwave introduced into the chamber through a quartz 
window under the slot. A surface-wave-excited plasma is generated under the window. A mixed 
gas H2 + CH4 + CO2 is adopted for the reaction gas. The concentration in the range of 5–20% 
is used for CH4 and CO2. At the substrate holder, to apply water for cooling and maintaining 
 
 
Figure 4-2 The schematic of a surface-wave plasma used to deposit NCD on Si substrate.     
The original data is ref. [27]. 
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temperature of substrate. By this method, the NCD film can occurred on the Si surface by the 
temperature of the substrate lower than 300C. In addition, it was found that the surface 
 
 (a) Surface of NCD on Si before polishing by CMP. 
 
(b) Surface of NCD on Si after polishing by CMP. 
Figure 4-3 The surface of NCD on Si characterized by laser microscope. The width of big- 
grain is 2.85 micron shown in (a) and then after it was removed by CMP, the 
width of hole is 0.7 micron shown in (b). 
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roughness does not depend on the film thickness [28]. We deposited the NCD film with 300 
nm thick. 
 We first checked the surface roughness by laser microscope for checking the big-grain 
size that it is passible occurred due to the variation of the process. It was found that the big-
grain size occurred in the surface is 2.85 m width as shown in Fig.4-3(a). The big-grain size 
influences the surface roughness of the SiO2 film that it will be deposited in the next step. 
Therefore, the NCD surface have to be reduced the roughness by CMP. The operating condition 
of CMP are as follows; slurry is colloidal silica with 0.05 micron, speed control uses ~20-100 
rpm and applied force during polishing is ~200 g/cm2. Figure 4-3(b) show the surface of NCD 
by laser microscope after polished by CMP. The hole was found due to the big-grain was 
removed and the width of hole is 0.7 m. After that we used atomic-force-microscope (AFM) 
for checking the surface roughness. The surface roughness of NCD on Si after used our 
technique is shown in Fig 4-4. The surface roughness is 13.9 nm rms. 
 
 The next step, we deposit SiO2 covered on NCD by PE-CVD for 300 nm thick. Then, 
using AFM to check the surface roughness. The surface morphology of the sample, which 
deposit SiO2 300 nm thick is shown in Fig. 4-5(a). The surface roughness was reduced from 
 
 
Figure 4-4 The surface morphology of NCD after removed big-grain. The roughness is 13.9 
nm rms.  
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13.9 nm rms to 8.1 nm rms that it still over the limit of SiO2/SiO2 bonding in low-temperature 
as follow as explained in Chapter 3. Hence, the CMP is used for reducing the surface roughness 
again. The surface morphology after polished by CMP is shown in Fig 4-5(b). In the final, we 
 
 
(a) Surface morphology of SiO2 on NCD before polished by CMP. 
The roughness is 8.1 nm rms 
 
 
 
(b) Surface morphology of SiO2 on NCD after polished by CMP. 
The roughness is 0.5 nm rms. 
 
Figure 4-5  The surface morphology of SiO2 on NCD before and after polished by CMP is shown 
in (a) and (b) respectively. 
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can follow the next step of bonding process because the surface roughness less than 1 nm that 
it enough to bond in low-temperature. 
 In the surface preparation process, the highlight is, we can reduce the influence of 
roughness of NCD film before deposit SiO2 on it that leading to realize the SOD structure by 
low-temperature bonding.  
4.2.2 Surface cleaning 
 Chemical cleaning is one of the important factors in wafer bonding because all 
contaminations directly affect bonded area and strength. The best chemical cleaning method 
must be able to remove all unwanted free particles or all contaminations without increase 
surface roughness. 
 In this study, we used piranha solution for cleaning surfaces. The piranha is a name of 
chemical solution, which is a mixture of sulfuric acid (H2SO4) and hydrogen peroxide (H2O2). 
The ratio of H2SO4:H2O2 = 2:1 was used in this experiment. The sample wafer were immersed 
in a chemical bath for 10 minutes with a fixed temperature of 120°C throughout immersion. 
Then the sample was cleaned once more by an ultrasonic cleaner with ultrapure water (over 
flow) for 10 minutes.  
4.2.3 Surface activation 
 In this process, surface treatment was carried out by O2 plasma. The equipment is an 
inductive coupled plasma reactive ion etching (ICP-RIE). Specifying the parameters of the ICP-
RIE machine were as follows: power 300W, substrate bias 0W, pressure 2 Pa., and 2 min of 
processing time. After that, the sample was put into pure water for 10 minutes to form silanol 
bonds (Si-OH) and then blown it with N2. 
4.2.4 Pre-bonding and annealing 
 After activation process, pre-bonding by splicing together in the room temperature. 
Then, the post bonding annealing was carried out by put the sample into an annealing chamber 
which control a pressure of 0.03 Pa. and setting the annealing temperature between 100-200°C 
for 60 minutes. 
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4.3 Results and discussion 
In this section, we will describe the results from high vacuum with low-temperature bonding 
condition. Typically, vacuum system is used to bonding with different materials, especially two 
materials of different coefficient of thermal expansion. This prevents the effect from physical 
material properties. 
 In the vacuum system, some articles reported to success in ultra-high vacuum: UHV 
(1×10-7 to 1×10-10 Pa) bonding by using an argon beam for cleaning and activation. Our 
condition set the pressure in chamber to 3×10-2 Pa, “High vacuum: HV” (1×10-1 to 1×10-7 Pa) 
with activation by plasma. Any activation affect to the number of silanol group on the bonding 
interface that ensures possibility to increase the number of siloxane transformation. From the 
equation: 
 
Si – OH + HO – Si → Si – O – Si + HOH 
 
The bonding strength is greater if the process is not reversed. So annealing temperature will 
increase the rate of water diffusion, while annealing time ensures that most of water molecule 
will leave out from the bonding interface due to fewer bubbles after bonding. 
 Tong et al. [16] , set the pressure to low vacuum: LV (700 Pascal) while Cher Ming tan 
et al. [18] set on his experiment to medium vacuum: MV level with plasma activated that both 
succeed to bonding at low-temperature. Cher Ming tan showed the best resolution of his 
experiment at 400°C. At that temperature, the outcomes reveal a little number of bubbles and 
smallest size. If compare with vacuum and conventional air bonding, both of them conclude 
that vacuum bonding is better. We believe our work conveys a similar result because HV can 
reduce trapped air and water molecules. The effect on siloxane formation development through 
bonding interface is similar to that of LV and MV with stronger effect to reduce the influence 
of annealing temperature and time. 
 The annealing temperature and time affect to the reverse action in the above equation, 
hence we increase the vacuum level to HV and set temperature to 100 °C and time is set for 1 
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hour only.  The effect of temperature and time on HV bonding with surface activated by plasma 
will be used in a further study. In this report, we want to show the successive bonding of our 
conditions, though the use of annealing temperature 100 °C for an hour. The results is shown 
in Fig 4-6 and Fig. 4-7.  
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                            (a) 10×10 mm2    (b) 10×10 mm2 with 20×20 mm2 
 
(c) Bonding with same wafer size (wafer size 4''). 
 
 
(d) Bonding with difference wafer size (wafer size 2'' with 4"). 
 
Figure 4-6 The bonding result with four pattern, bonding of two chips with the same size 
10×10 mm2 (a), and different chip size 10×10 mm2 and 20×20 mm2 (b). For the 
wafer size, same 4'' (c) and 2'' bonded with 4" (d). 
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Si
SiO2
nanocrystal diamond
Si 0.5 µm
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Figure 4-7  Cross section SEM image of the bonding interface. Dashed line shows the 
bonding interface between the two substrate. 
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4.4 Further fabrication SOD 
 From Fig.4-7, the thickness of interface layer is ~250 nm. The thickness of interface 
layer affects the ability in heat dissipation of the SOD model. Hence, to reduce the thickness of 
interface layer will be make closely real SOD structure as shown in Fig. 4-8.  
 Thinning by CMP equipment does not suit because it is very difficult to control the 
thickness. The chemical reaction with mechanical condition during operation is the main reason 
why it is difficult to control very thin layer. In chemical reaction, the interaction between slurry 
and atom in the surface does not control precisely reaction rate. And the relationship between 
pressure and chemical reaction have still been studied. Hence, the CMP is suit only for flat and 
smooth surface. 
 
 For a reason why CMP does not suit for thinning, the thinning by plasma etching 
without degrade surface roughness becomes a method used for thin SiO2. Etching by plasma 
process can be controlled the thickness than that of chemical etching. The disadvantage of 
chemical etching is the etch rate depends on operation temperature and the direction of chemical 
etch cannot control (isotropic). Therefore, the tolerance of final thickness by chemical etch is 
frequently found in micro to nanoscale etching.  
 
 
 
Figure 4-8 Thin SiO2 layer before bonding for the best SOD structure. 
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 We study the rate of etching of these three gases by applying the ICP power 200W for 
O2 and N2 and 50W for Ar. The bias power used in this study is 40 W. The results of the etching 
rate is shown in Fig. 4-9 and Fig. 4-10. These three gases can etch without/less degrade the 
quality of surface profile of SiO2. Although, there are variation of surface roughness after etch 
by this method, the variation does not high enough to take any effect in LTB. The average 
surface roughness after etching is still less than upper limit (~1 nm). Accordingly, the plasma 
etching method leads to realize better SOD structure as desired. 
 
 
 
 
 
 
Figure 4-9 The thinning rate of SiO2 by gas; Argon, Nitrogen and Oxygen in RIE mode. 
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4.5 Summary 
The SOD structure could be realized by low temperature bonding in a vacuum. This fabrication 
method have shown seamless at the interface between silicon dioxide, though used low 
temperature with one hour for annealing. Therefore, the method yield high bonding-strength. 
The best way to realize SOD structure is, to reduce the thickness of interface layer (SiO2) as 
low as possible that it can be done by RIE thinning method. 
  
 
 
 
Figure 4-10 The surface roughness of SiO2 before and after etching by Oxygen, Nitrogen 
and Argon in RIE mode. 
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Chapter 5 
Summary and further study 
5.1 Summary 
This thesis shows the potential of nanocrystalline diamond (NCD) film in the application of 
reduction of operating-temperature of electronic devices. From all experiments as explained in 
chapter 2–4, it can conclude as follows:  
 [1] The NCD film shows lower thermal resistance ~14% less than that of SiO2 film, 
leading to the reduction of thin-film Si temperature by 20°C, even though it thicker than 100 
nm. Consequently, using NCD instead of SiO2 at pre-metal dielectric layer, it can reduce 
operating-temperature of Si device obviously. 
 [2] The SiO2/SiO2 bonding can be done in room temperature when using cleaned wafer 
with surface roughness less than 1 nm rms. In addition, the roughness distribution is a highly 
influential parameter in spite of having low average surface roughness. Therefore, using CMP 
for treatment surface of PE-CVD SiO2 will give better result in low-temperature bonding of 
SiO2. Using O2, N2 or Ar plasma treatment surface of SiO2 film, the surface roughness will be 
decreased by sputtering. In the case of using particular plasma to activate surface, O2 plasma 
yields highest active surface. The bonded area ~60-80% of whole area corresponding with the 
amount of hydroxyl group (-OH), which is characterized by FTIR. 
 [3] The silicon-on-diamond (SOD) can be realized by low-temperature fusion bonding 
by using SiO2 as an interface layer between Si and NCD. This method uses annealing 
temperature (200°C for 1 hours in vacuum throughout the anneal process. In the chip size 10×10 
mm2, it shows seamless between layer and shear stress ~9.8 MN/m2. 
 The profit of using NCD both PMD and BOX layer is, to reduce operating-temperature 
of electronic device at least 20°C. In n-type Si with impurity concentration ND = 1017 cm-3, 
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when temperature is reduced from 100°C to 80°C, the electron mobility is increased ~13.5%. 
The increasing of mobility due to temperature reduction provides higher active-current that 
leads to high power performance of electronic devices, circuits and systems.  
5.2 Further study 
Fusion bonding with low temperature can apply in many broad areas, for example, MEMS, 
electronic packaging or semiconductor-on-insulator (SeOI) structure, etc.  A novel SeOI using 
NCD at BOX layer can be demonstrated. However, additional future research need to be done 
for reducing the variation of bond strength in low temperature bonding. The area of further 
study is list as follows: 
1. Surface activation method by plasma : The surface activation by plasma still need to 
explore how to make more active-surface without degrade surface smoothness. There 
are many questions need to be solved. For example, if surface damage is unavoidable 
in activation process, then how to reduce it as low as possible. If O2 plasma yields high 
boned area than that of Ar and N2 plasma, so it is possible to increase bonded area up 
to more than recent solution. 
2. Interface material : Although SiO2 can deposit with low temperature on many types of 
material, low thermal conductivity is disadvantage. Hence, new interface material 
should be explored to supersede SiO2. 
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Appendix A 
Thermometer fabrication process 
 The process of fabrication thermometer will be explained step by step. The 
process step from (1) - (16) explain the preparation of thermometer’s body. After that, 
step (27) - (37) will be explained the deposition of insulating-film. This study used 2 
types of film, SiO2 and NCD, therefore, those steps will separate between sample A and 
sample B. The details are as follows: 
 
(1) SOI Wafer 
 Size：6 inch 
 Thickness：625mm 
 Top Si Layer：289±21.0 nm 
 BOX：403.2±5.9 nm 
 
(2) Photoresist application (Protection film for dicing) 
 Apparatus：Spin-coater 
 Process  :  Photoresist OAP PFI38A 4000 rpm 20 sec 
 Process  :  Pre-annealing 90°C (hot-plate) 5 min 
 
(3) Dicing 
 Apparatus：dicer 
 Wafer thickness：625 mm 
 Size：25 mm 
 Blade：EE Type (Normal 4inch Si Wafer) 
 
(4) Photoresist removal 
 Conditions : Ultrapure water + ultrasonic  5 min 
 Conditions : Acetone + ultrasonic at photo room 2 min 
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 Conditions : Ethanol + ultrasonic at photo room 2 min 
 Conditions : Ultrapure water + ultrasonic at photo room 2 min 
 
(5) Piranha process 
 Apparatus：RCA Cleaning tank 
 Conditions : H2SO4:H2O2=2:1，120°C 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 
(6) Ion implantation（N-Well） 
 Apparatus：IMX-3500 
 Conditions : Phosphorous ion (P+) 
 Conditions : Energy : 70 keV 
 Conditions : Implant dose :  5.0x1012 cm-2 
 ※Concentration of Top Si after diffusion in step (8)：1.0x1017 cm-3 
 
(7) RCA Cleaning 
 Apparatus：RCA Cleaning tank 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 Conditions : SC1 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
 Conditions : 2.5%HF 10 sec 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
 Conditions : SC2 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
 Conditions : 2.5%HF 10 sec 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 
(8) Oxidation（For wafer thinning） 
 Purpose : Reduced thickness of Si (290 nm→~250nm) 
 Conditions : Film thickness 230 nm 
 Conditions : O2 gas flow rate 0.2 L/min 
 Conditions : Temperature 950°C 
 Conditions : Time 45 min 
89 
 
(9) Etching oxide film 
 Apparatus：HF draft 
 Conditions : BHF(80nm/min)  4 min 
 Conditions : Ultrapure water (over flow) 10 min 
 
(10) Photolithography（Field） 
 Apparatus : Double side mask aligner (MA6) 
 Mask :  Field  
 Did not used mark 
 Conditions : OAP process OAP coating 4000rpm 20 sec 
 Conditions : Resist coating PFI-38A9 4000 rpm 20 sec 
 Conditions : pre-anneal 90°C (hot-plate)  90 sec 
 Conditions : Exposure （MA6）Vac. Contact 3.3 sec 
 Conditions : Change Vac. Contact to   3.5 sec 
 Conditions : P.E.B 110°C (hot-plate)   90 sec 
 Conditions : develop NMDW (organic draft) 60 sec 
 Conditions : Rinse pure water (organic draft) 60 sec 
 Conditions : Post-anneal 130°C (hot-plate)  5 min 
 
(11) Si Etching 
 Apparatus : RIE-101iPH（Metal） 
 Conditions : Etching depth : 200 nm Recipe 41（SI-ETCH） 
 Conditions : Cl2/BCl3/N2 20/1.2/1.2 sccm 
 Conditions : Pressure   0.5 Pa 
 Conditions : ICP Power 300 W 
 Conditions : Bias power 20 W 
 Conditions : Etching rate : 255 nm/min 
 Conditions : Time 1 min 
 
(12) Photoresist removal 
 Apparatus : PR-510 
 Conditions : O2 flow rate 100 sccm 
 Conditions : Pressure 100 Pa 
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 Conditions : RF Power 400 W 
 Conditions : Time 15 min 
 
(13)  Piranha process 
 Apparatus：RCA Cleaning tank 
 Conditions : H2SO4:H2O2 = 2:1，120°C 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 
(14)  RCA Cleaning 
 Apparatus：RCA Cleaning tank 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 Conditions : SC1 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
 Conditions : 2.5%HF 10 sec 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
 Conditions : SC2 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
 Conditions : 2.5%HF 10 sec 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 
(15) Thermal oxidation (Mask oxidation) 
 Apparatus : Unit 1→Unit 2 
 Conditions : Film thickness 7 nm 
 Conditions : Dry oxidation 
 Conditions : O2 gas flow rate 1.0 L/min 
 Conditions : Temperature 900℃ 
 Conditions : Time 10 min 
 
(16) Photolithography (N+)   
 Apparatus：Double side mask aligner (MA6) 
 Mask :  N+ diffusion 
 Conjunction mark :  Field 
 Conditions : OAP process OAP coating 4000rpm 20 sec 
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 Conditions : Resist coating PFI-38A9 4000 rpm 20 sec 
 Conditions : pre-anneal 90°C (hot-plate)  90 sec 
 Conditions : Exposure （MA6）Vac. Contact 3.3 sec 
 Conditions : Change Vac. Contact to   3.5 sec 
 Conditions : P.E.B 110°C (hot-plate)   90 sec 
 Conditions : develop NMDW (organic draft) 60 sec 
 Conditions : Rinse pure water (organic draft) 60 sec 
 Conditions : Post-anneal 130°C (hot-plate)  5 min 
 
(17) Ion implantation（N+） 
 Apparatus：IMX-3500 
 Conditions : Phosphorous ion (P+) 
 Conditions : Energy 70 keV 
 Conditions : Implant dose 5x1015 cm-2 
 ※Diffusion concentration：1x1019 cm-3 
 
(18) Photoresist removal 
 Apparatus : PR-510 
 Conditions : O2 flow rate 100 sccm 
 Conditions : Pressure 100 Pa 
 Conditions : RF Power 400 W 
 Conditions : Time 15 min 
 
(19)  Piranha 
 Apparatus：RCA Cleaning tank 
 Conditions : H2SO4:H2O2 = 2:1，120°C 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 
(20) Photolithography（P+） 
 Apparatus : Double size mask aligner (MA6) 
 Mask :  P+ diffusion 
 Conjunction mark : Field 
 Conditions : OAP process OAP coating 4000rpm 20 sec 
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 Conditions : Resist coating PFI-38A9 4000 rpm 20 sec 
 Conditions : pre-anneal 90°C (hot-plate)  90 sec 
 Conditions : Exposure （MA6）Vac. Contact 3.3 sec 
 Conditions : Change Vac. Contact to   3.5 sec 
 Conditions : P.E.B 110°C (hot-plate)   90 sec 
 Conditions : develop NMDW (organic draft) 60 sec 
 Conditions : Rinse pure water (organic draft) 60 sec 
 Conditions : Post-anneal 130°C (hot-plate)  5 min 
 
(21) Ion implantation（P+） 
 Apparatus：IMX-3500 
 Conditions : gas ion BF2+ 
 Conditions : Energy 70 keV 
 Conditions : Implant dose 5x1015 cm-2 
 ※Concentration：~1x1019 cm-3 
 
(22) Photoresist removal 
 Apparatus：PR-510 
 Conditions : O2 100 sccm 
 Conditions : Pressure 100 Pa 
 Conditions : RF Power 400 W 
 Conditions : Time 15 min 
 
(23)  Piranha 
 Apparatus：RCA Cleaning tank 
 Conditions : H2SO4:H2O2 = 2:1，120°C 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 
(24)  RCA Cleaning 
 Apparatus：RCA Cleaning tank 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 Conditions : SC1 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
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 Conditions : 2.5%HF 10 sec 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
 Conditions : SC2 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
 Conditions : 2.5%HF 10 sec 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 
(25) Thermal oxidation (Interface protection) 
 Apparatus：Machine 4 
 Final result : Film thickness 15～20 nm 
 Conditions : Dry oxidation 
 Conditions : O2 gas flow rate 1.0 L/min 
 Conditions : Temperature 1000°C 
 Conditions : Time 7 min 
 
(26) Activation heat treatment Continue process (Don’t move it out of furnace) 
 Apparatus：Machine 4 in CMS 
 Conditions : N2 gas flow rate 1.0 L/min 
 Conditions : Temperature 1000°C 
 Conditions : Time 10 min 
 
 
 From this point, Sample A and B are different fabrication process 
 Sample A：oxide film deposition 
 Sample B：diamond film deposition 
 
(27-A) Oxide film deposition 
 Apparatus : PD-200NL 
 Conditions : Thickness 300 nm,500 nm   Recipe 12 (SiO2 depo BABA Lab) 
 Conditions : SiH4/N2O/N2 12/460/48sccm 
 Conditions : RF Power 50W 
 Conditions : APC Press 80Pa 
 Conditions : Upper/Lower Temp. 150/350℃ 
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 Conditions : Time 3 min 30 sec (210 sec) 
    5 min 50 sec (350 sec) 
(27-B) Nanocrystalline diamond (NCD) deposition 
 This process conducted by National Institute of Advanced Industrial Science 
and Technology (AIST) 
 
(28-A) None  
(28-B) Oxide deposition (Etching diamond film) 
 Apparatus : PD-200NL 
 Conditions : Thickness：400 nm Recipe 12（SiO2 depo BABA Lab） 
 Conditions : SiH4/N2O/N2 12/460/48 sccm 
 Conditions : RF Power 50 W 
 Conditions : APC Press 80 Pa 
 Conditions : Upper/Lower Temp. 150/350℃ 
 Conditions : Time 4 min 45 sec (285 sec) 
 
(29-A, B) Photolithography (Contact) 
 Apparatus : Double size mask aligner (MA6) 
 Mask :  Contact hole 
 Conjunction mark : Field 
 Conditions : OAP process OAP coating 4000rpm 20 sec 
 Conditions : Resist coating PFI-38A9 4000 rpm 20 sec 
 Conditions : pre-anneal 90°C (hot-plate)  90 sec 
 Conditions : Exposure （MA6）Vac. Contact 3.3 sec 
 Conditions : Change Vac. Contact to   3.5 sec 
 Conditions : P.E.B 110°C (hot-plate)   90 sec 
 Conditions : develop NMDW (organic draft) 60 sec 
 Conditions : Rinse pure water (organic draft) 60 sec 
 Conditions : Post-anneal 130°C (hot-plate)  5 min 
 
(30-A) Oxide film etching (Contact hole trench) 
 Apparatus : RIE-101iPH (Si) 
 Conditions : Etching depth 300 nm, 500nm Recipe 33（SIO-ETCH） 
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 Conditions : CHF3  20 sccm 
 Conditions : Pressure  0.5 Pa 
 Conditions : ICP Power  300 W 
 Conditions : Bias  20 W 
 Conditions : Etching rate : 155 nm/min(120 nm/min) 
 Conditions : Time 2 min 30 sec(150 sec) 
    4 min 10 sec(250 sec) 
(30-B) Oxide film etching 
 Apparatus : RIE-101iPH ( Si)  Recipe 33（SIO-ETCH） 
 Conditions : Etching depth   400 nm 
 Conditions : CHF3  20 sccm 
 Conditions : Pressure  0.5 Pa 
 Conditions : ICP Power 300 W 
 Conditions : Bias Power 20 W 
 Conditions : Time  4 min 
 Nanocrystalline diamond etching 
 Apparatus : RIE-101iPH（Si） Recipe 35（DIA-ETCH） 
 Conditions : Etching depth  600nm 
 Conditions : O2 flow rate 20 sccm 
 Conditions : Pressure  1 Pa 
 Conditions : ICP Power 300 W 
 Conditions : Bias Power 50 W 
 Conditions : Etching rate 20 nm/min 
 Conditions : Time  30 min (600 nm) 
 
 ※Nanocrystalline diamond film was observed every increasing step 10 min 
with a microscope. 
 
(31-A) Photoresist removal 
 Apparatus : PR-510 
 Conditions : O2 flow rate  100 sccm 
 Conditions : Pressure  100 Pa 
 Conditions : RF Power 400 W 
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 Conditions : Time  15 min 
 
 Piranha 
 Apparatus：RCA Cleaning tank 
 Conditions : H2SO4:H2O2 = 2:1，120°C 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
(31-B) None 
 
(32-A) Oxide film etching 
 Apparatus : HF draft 
 Conditions : BHF(80nm/min) 10 sec 
 Conditions : Ultrapure water (over flow) 5 min 
(32-B) Oxide film etching 
 Apparatus : RCA Cleaning tank 
 Conditions : 2.5%HF 30 sec (600nm) 
 Conditions : Etching rate : 100 nm/min 
 Conditions : Ultrapure water (over flow) 5 min 
 
(33-A, B) Al deposition 
 Apparatus : E-200S 
 Conditions : Film thickness 300 nm 
 Conditions  : Pressure  < 5×10-4 Pa  
 Conditions : pre-sputtering 80 W, 100 W ,1 min 
 Conditions : Used cathode 2 
 Conditions : Broad rotation 40 rpm 
 Conditions : Ar flow rate 20 sccm 
 Conditions : Conduction value (pressure adjustment) fully open 
 Conditions : DC Power 100 W 
 Conditions : Time 39 min 
 Conditions : Did not specify the leaving time after deposition 
 
(34-A, B) Al Sintering 
 Apparatus：Furnace no.3 
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 Conditions : N2/H2 gas flow rate 1.0 L/min 
 Conditions : Temperature 350°C 
 Conditions : Time 15 min 
 
(35-A, B) Photolithography (Metal) 
 Apparatus : Double size mask aligner (MA6) 
 Mask :  Metal 
 Conjunction mark : Contact Hole 
 Conditions : OAP process OAP coating 4000rpm 20 sec 
 Conditions : Resist coating PFI-38A9 4000 rpm 20 sec 
 Conditions : pre-anneal 90°C (hot-plate)  90 sec 
 Conditions : Exposure （MA6）Vac. Contact 3.5 sec 
 Conditions : Change Vac. Contact to   3.5 sec 
 Conditions : P.E.B 90°C (hot-plate)   90 sec 
 Conditions : develop NMDW (organic draft) 60 sec 
 Conditions : Rinse pure water (organic draft) 60 sec 
 Conditions : Post-anneal 90°C (hot-plate)  5 min 
(36-A, B) Al Etching 
 Apparatus : RIE-101iPH（Metal） 
 Conditions : Etching depth 300 nm Recipe 42（AL-ETCH） 
 Recipe42 step1 (600 nm/min) Cl2/BCl3 10/4 sccm 
 Conditions : Initial Press 2.0 Pa 
 Conditions : Pressure  0.45 Pa 
 Conditions : ICP Power 200 W 
 Conditions : Bias Power 40 W 
 Conditions : Time  5 sec 
 Recipe 42 step2 (250 nm/min) Cl2/BCl3 10/4 sccm 
 Conditions : Initial Press 0.2 Pa 
 Conditions : pressure 0.2 Pa 
 Conditions : ICP Power 200 W 
 Conditions : Bias Power 10 W 
 Conditions : Time  60 sec 
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(37-A, B) Photoresist removal 
 Apparatus : Organic draft 
 Conditions : Acetone + Ultrasonic 3min 
 Conditions : Ethanol + Ultrasonic 3min 
 Conditions : Pure water  3min 
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Appendix B 
SOD wafer fabrication process 
 The Si wafer size 4 inches with 525 mm thick is used for making SOD. The details of 
fabrication process are as follows: 
 
(1)  RCA Cleaning 
 Apparatus：RCA Cleaning tank 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 Conditions : SC1 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
 Conditions : 2.5%HF 10 sec 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
 Conditions : SC2 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
 Conditions : 2.5%HF 10 sec 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 
(2) Making oxide film 
 Apparatus：Furnace no.1  
 Conditions : Film thickness 50 nm 
 Conditions : Dry oxidation 
 Conditions : O2 flow rate 1.0 L/min 
 Conditions : Temperature 1050°C 
 Conditions : Time 30 min 
 
(3) Deposit NCD film  
 NCD film is deposited by the National 
Institute of Advanced Industrial Science 
and Technology (AIST). 
 
Si
NCD
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(4) Polish NCD by CMP 
 Apparatus：CMP equipment  
 Conditions : Colloidal silica 0.05 m 
 Conditions : Speed ~20-100 rpm 
 Conditions : Force ~200 g/cm2 
 
 
  
(5) Dia/Si wafer cleaning 
 Apparatus：RCA Claening tank 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 Conditions : SC1 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
 Conditions : 2.5%HF 10 min 
 Conditions : Ultrapur water + ultrasonic (over flow) 5 min 
 Conditions : SC2 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 5 min 
 Conditions : 2.5%HF 10 min 
 Conditions : Ultrapure water + ultrasonic (over flow) 10 min 
 Conditions : N2 blow drying 
(6) SiO2 deposition 
 Apparatus：PD-220NL 
 Conditions : Film thickness 300 nm 
 Conditions : SiH4/N2O/N2 12/460/48 
sccm 
 Conditions : RF 50 W 
 Conditions : Pressure 80 Pa. 
 Conditions : Upper/Lower temp. 
150/350°C 
 Conditions : Time 200 sec. 
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(7) Polish SiO2 by CMP 
 Apparatus：CMP equipment 
 This process operated by Matsumoto 
Lab. @Kyutech Tobata campus 
 
 
(8) Abrasive (slurry) removal 
 Apparatus：Inorganic draft 
 Conditions :  
Ultrapure water + Ultrasonic (overflow)     
5 min 
: H2SO4:H2O2 = 2:1, 120°C, 10 min. 
: Ultrapure water + Ultrasonic (overflow)         
10 min. 
: Recheck surface, if not remove, back to 
 clean in ultrapure water again 
 
(9) Surface activation by O2 plasma 
 Apparatus：RIE-101iPH (Si) 
 Conditions : Recipe 31 (PLASMA-O) 
 Conditions : O2 flow rate 20 sccm 
 Conditions : Pressure 2 Pa. 
 Conditions : ICP Power 50 W 
 Conditions : Bias Power 0 W 
 Conditions : Time 2 min 
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(10) Two surfaces are spliced together in 
room temperature (pre-bonding) 
 
(11) Annealing (heat treatment) 
 Apparatus：RTP-6 
 Conditions : Recipe 12 
 Conditions : Vacuum 0.03 Pa. 
 Conditions : Temperature 100-200°C 
 Conditions : Time 1 hour 
 
 
(12) Reduced the top Si by mechanical 
techniques (cutting, grinding, lapping, 
polishing) 
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